Integration Technologies for Complex Photonic Circuits

Future photonic integrated chips for quantum experiments will demand several thousand of components and a number of diverse functionalities integrated on the same chip. We will discuss some of the challenges faced by the up-scaling of photonic integrated chips with a particular emphasis on robust component trimming and heterogeneous integration of III-V devices on a silicon-on-insulator platform.