A 6.94-fJ/Conversion-Step 12-bit 100-MS/s Asynchronous SAR ADC Exploiting Split-CDAC in 65-nm CMOS

This paper presents a 12-bit 100-MS/s asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) for low-power wireless and imaging systems. A split-capacitor digital-to-analog converter (CDAC) structure is adopted for reducing the core area and improving the sampling speed. The linearity of the CDAC is calibrated by programming the least-significant-bits (LSBs) dummy capacitor. The unit capacitor in the CDAC array is customized for higher symmetry and reducing their mismatch. Our SAR ADC is based on asynchronous logic, and its timing is controlled by a delaying block in the critical path. The prototype is fabricated in a 65-nm CMOS process with a 1.2 V supply and occupies an active area of 0.029 mm2. With a 100-MS/s sampling rate, the measured ENOB scores 10.17 bits for 1.5 MHz input with a figure-of-merit (FoM) of 6.94 fJ/conversion-step. It can achieve 8.83 bits for Nyquist input signal.

[1]  Chun-Cheng Liu,et al.  A 10-bit 320-MS/s low-cost SAR ADC for IEEE 802.11ac applications in 20-nm CMOS , 2014, 2014 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[2]  Boris Murmann,et al.  Mismatch characterization of small metal fringe capacitors , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[3]  Yan Wang,et al.  Comparator with built-in reference voltage generation and split-ROM encoder for a high-speed flash ADC , 2015, 2015 International Symposium on Signals, Circuits and Systems (ISSCS).

[4]  Soon-Jyh Chang,et al.  A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[5]  Jing Li,et al.  A 0.9-V 12-bit 100-MS/s 14.6-fJ/Conversion-Step SAR ADC in 40-nm CMOS , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Yan Wang,et al.  A 3.65 mW 5 bit 2GS/s flash ADC with built-in reference voltage in 65nm CMOS process , 2012, 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology.

[7]  S. Cremer,et al.  Modeling the Mismatch of High-k MIM Capacitors , 2007, 2007 IEEE International Conference on Microelectronic Test Structures.

[8]  Hao Xu,et al.  Understanding the regenerative comparator circuit , 2014, Proceedings of the IEEE 2014 Custom Integrated Circuits Conference.

[9]  Chih-Cheng Hsieh,et al.  A 12 bit 150 MS/s 1.5 mW SAR ADC with adaptive radix DAC in 40 nm CMOS , 2016, 2016 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[10]  B.P. Ginsburg,et al.  500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC , 2007, IEEE Journal of Solid-State Circuits.

[11]  Sang-Hyun Cho,et al.  A 550µW 10b 40MS/s SAR ADC with multistep addition-only digital error correction , 2010, IEEE Custom Integrated Circuits Conference 2010.

[12]  Devon Janke,et al.  High-Precision, Mixed-Signal Mismatch Measurement of Metal–Oxide–Metal Capacitors , 2017, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  He Qian,et al.  A 1.5GS/s 6bit 2bit/Step Asynchronous Time Interleaved SAR ADC in 65nm CMOS , 2012 .

[14]  Franco Maloberti,et al.  A 10-b 200-kS/s 250-nA Self-Clocked Coarse–Fine SAR ADC , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.

[15]  Seung-Tak Ryu,et al.  A 40-nm CMOS 12b 120-MS/s Nonbinary SAR-Assisted SAR ADC With Double Clock-Rate Coarse Decision , 2020, IEEE Transactions on Circuits and Systems II: Express Briefs.

[16]  Gin-Kou Ma,et al.  A 600MS/s 30mW 0.13µm CMOS ADC array achieving over 60dB SFDR with adaptive digital equalization , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[17]  Soon-Jyh Chang,et al.  10-bit 30-MS/s SAR ADC Using a Switchback Switching Method , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  Wei-Hsin Tseng,et al.  A 12-bit 104 MS/s SAR ADC in 28 nm CMOS for Digitally-Assisted Wireless Transmitters , 2016, IEEE Journal of Solid-State Circuits.

[19]  Rui Paulo Martins,et al.  Histogram-Based Ratio Mismatch Calibration for Bridge-DAC in 12-bit 120 MS/s SAR ADC , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[20]  Sanjay Raman,et al.  Analysis and Optimization of Multisection Capacitive DACs for Mixed-Signal Processing , 2019, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[21]  Chirn Chye Boon,et al.  A 4.06 mW 10-bit 150 MS/s SAR ADC With 1.5-bit/cycle Operation for Medical Imaging Applications , 2018, IEEE Sensors Journal.

[22]  Robert W. Brodersen,et al.  A 6-bit 600-MS/s 5.3-mW asynchronous ADC in 0.13-μm CMOS , 2006 .

[23]  Jae-Yoon Sim,et al.  A Digital-Domain Calibration of Split-Capacitor DAC for a Differential SAR ADC Without Additional Analog Circuits , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[24]  Chi-Hang Chan,et al.  60-dB SNDR 100-MS/s SAR ADCs With Threshold Reconfigurable Reference Error Calibration , 2017, IEEE Journal of Solid-State Circuits.

[25]  Sandipan Kundu,et al.  A 1.2 V 2.64 GS/s 8 bit 39 mW Skew-Tolerant Time-interleaved SAR ADC in 40 nm Digital LP CMOS for 60 GHz WLAN , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[26]  Jason Hu,et al.  An 11.5-ENOB 100-MS/s 8mW dual-reference SAR ADC in 28nm CMOS , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[27]  Khaled N. Salama,et al.  Matching Properties of Femtofarad and Sub-Femtofarad MOM Capacitors , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[28]  Chung-Ming Huang,et al.  A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).