A low power self-sampling IF FSK receiver

A low power IF FSK receiver is presented. The receiver consists of one limiter and one self-sampling FSK demodulator. The limiter uses the replica biasing circuit technique to avoid the effects of PVT variation. To minimize the power consumption, a low supply VCDL is adopted, and the reference clock frequency of DLL is also decreased. The receiver has been implemented in 0.18um CMOS process and the simulated results show that the receiver could accurately demodulate the signal with a data rate of 2Mbps and a IF carrier frequency of 10MHz and achieves a IF carrier frequency offset tolerance of 1MHz. The power consumption of the IF FSK receiver is 2.64mW. The demodulator part consumes only 0.48mW1.

[1]  Chan-Hong Park,et al.  A low power CMOS Bluetooth transceiver with a digital offset canceling DLL-based GFSK demodulator , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[2]  B. Song,et al.  A 5-MHz IF digital FM demodulator , 1999, IEEE J. Solid State Circuits.

[3]  Po-Chiun Huang,et al.  A 1.2-V CMOS Limiter / RSSI / Demodulator for Low-IF FSK Receiver , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[4]  G. Palmisano,et al.  A replica biasing for constant-gain CMOS open-loop amplifiers , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[5]  H. Sato,et al.  A single-chip 2.4 GHz RF transceiver LSI with a wide-range FV conversion demodulator , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[6]  Hong-Sing Kao,et al.  A Delay-Line-Based GFSK Demodulator for Low-IF Receivers , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  Hooman Darabi,et al.  An IF FSK demodulator for Bluetooth in 0.35 /spl mu/m CMOS , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).