Low Latency Synchronization Scheme Using Prediction and Avoidance of Synchronization Failure in Heterochronous Clock Domains

For the performance-efficient integration of IPs on an SoC utilizing heterochronous multi-clock domains, we propose a synchronization scheme that causes low latency overhead when data are crossing clock boundaries. The proposed synchronization scheme is composed of a clock predictor and a synchronizer. The clock predictor of a sender clock domain produces a predicted clock that is used in a receiver clock domain to detect possible synchronization failures in advance. When the possible synchronization failures are detected, a synchronizer at the receiver delays data-capture times to avoid the possible synchronization failures. From the simulation of the proposed scheme through SPICE modeling using a Chartered 0.18 mm CMOS process, we verified the functionalities and timing behavior of the clock predictor and the synchronizer. The simulation results show that the clock predictor produces a predicted clock before a synchronization failure, and the synchronizer samples data correctly using the predicted clock.

[1]  Shahriar Mirabbasi,et al.  System-on-Chip: Reuse and Integration , 2006, Proceedings of the IEEE.

[2]  Ran Ginosar.  Fourteen ways to fool your synchronizer , 2003, Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings..

[3]  Alain J. Martin,et al.  Asynchronous Techniques for System-on-Chip Design , 2006, Proceedings of the IEEE.

[4]  Peter Y. K. Cheung,et al.  Asynchronous wrapper for heterogeneous systems , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.

[5]  P. Dudek,et al.  A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line , 2000, IEEE Journal of Solid-State Circuits.

[6]  Mark R. Greenstreet,et al.  Efficient self-timed interfaces for crossing clock domains , 2003, Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings..

[7]  Paul P. Horley,et al.  Dark Conductivity in Semi-Insulating Crystals of CdTe:Sn , 2015 .

[8]  Myeong-Hoon Oh,et al.  Architectural Design Issues in a Clockless 32-Bit Processor Using an Asynchronous HDL , 2013 .

[9]  Mark R. Greenstreet,et al.  A minimal source-synchronous interface , 2002, 15th Annual IEEE International ASIC/SOC Conference.

[10]  Ran Ginosar,et al.  A predictive synchronizer for periodic clock domains , 2004, Formal Methods Syst. Des..

[11]  M.T. Mustaffa,et al.  Asynchronous to synchronous: A design methodology , 2011, 2011 IEEE Symposium on Industrial Electronics and Applications.

[12]  Susmita Sur-Kolay,et al.  SoC: A Real Platform for IP Reuse, IP Infringement, and IP Protection , 2011, VLSI Design.

[13]  Guy Lemieux,et al.  A Survey and Taxonomy of GALS Design Styles , 2007, IEEE Design & Test of Computers.

[14]  Ran Ginosar,et al.  A Predictive Synchronizer for Periodic Clock Domains , 2004, PATMOS.

[15]  Lee-Sup Kim,et al.  Metastability of CMOS latch/flip-flop , 1990 .

[16]  Kiseon Kim,et al.  A parallel flop synchronizer for bridging asynchronous clock domains , 2004, Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits.

[17]  Alexandre Yakovlev,et al.  Low Latency Synchronization Through Speculation , 2004, PATMOS.

[18]  William J. Dally,et al.  Low-latency plesiochronous data retiming , 1995, Proceedings Sixteenth Conference on Advanced Research in VLSI.

[19]  Kenneth Y. Yun,et al.  Pausible clocking-based heterogeneous systems , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[20]  Ran Ginosar,et al.  Adaptive Synchronization for Multi-Synchronous Systems , 1997 .

[21]  Steven M. Nowick,et al.  Robust interfaces for mixed-timing systems with application to latency-insensitive protocols , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[22]  Husain A. Kamal,et al.  Influence of the Recombination Parameters at the Si/SiO 2 Interface on the Ideality of the Dark Current of High Efficiency Silicon Solar Cells , 2015 .

[23]  G. N. Pham,et al.  A high throughput, asynchronous, dual port FIFO memory implemented in ASIC technology , 1989, Proceedings., Second Annual IEEE ASIC Seminar and Exhibit,.

[24]  Simon W. Moore,et al.  Demystifying Data-Driven and Pausible Clocking Schemes , 2007, 13th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'07).

[25]  David G. Messerschmitt,et al.  Synchronization in Digital System Design , 1990, IEEE J. Sel. Areas Commun..

[26]  Seong-Woon Kim,et al.  Asynchronous 2-Phase Protocol Based on Ternary Encoding for On-Chip Interconnect , 2011 .

[27]  Ran Ginosar,et al.  Timing measurements of synchronization circuits , 2003, Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings..