Design of a 65 nm CMOS 8 GHz wideband: track-and-hold, for radio astronomy and cosmology applications

In modern millimeter and sub-millimeter communication systems, particle physics, neutrino astronomy, and for passive applications in radio astronomy or remote atmospheric sensing, the trend is to eliminate analog functional blocks, such as mixers and filters, by converting the signal into the digital domain as early as possible in the processing chain. Therefore, fast analog-to-digital converters (ADC) are needed. Track-and-hold (TAH) circuits can reduce time constraints by holding the analog input value while comparators are sampled, in order to minimize the aperture time errors. This article describes the design of a TAH using the 65 nm CMOS technology from STMicroelectronics. A fully differential architecture has been adopted. The circuit exhibits a −3 dB input bandwidth wider than 8 GHz. At 8 GHz, the maximum sampling frequency, the measured overall power consumption and gain are 178 mW and −2 dB, respectively. The TAH core dissipates around 40 mW. The measured total harmonic distortion (THD) at Nyquist sampling conditions is about −37 dB. The circuit die area is 1.1 mm².

[1]  C. Scheytt,et al.  An 8 Bit 10 GS/s 2Vpp Track and Hold Amplifier in SiGe BiCMOS Technology , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[2]  Sorin P. Voinigescu,et al.  A 30-GS/sec Track and Hold Amplifier in 0.13-μm CMOS Technology , 2006, IEEE Custom Integrated Circuits Conference 2006.

[3]  N. Fujii,et al.  4-Gb/s track and hold circuit using parasitic capacitance canceller [flash ADC application] , 2004, Proceedings of the 30th European Solid-State Circuits Conference.