MAPS with pixel level sparsified readout: from standard CMOS to vertical integration
暂无分享,去创建一个
Luigi Gaioni | Massimo Manghisoni | Gianluca Traversi | Lodovico Ratti | Valerio Re | Alessia Manazza | L. Ratti | M. Manghisoni | V. Re | G. Traversi | L. Gaioni | A. Manazza
[1] P. Giannetti,et al. Development of deep N-well MAPS in a 130 nm CMOS technology and beam test results on a 4k-pixel matrix with digital sparsified readout , 2008, 2008 IEEE Nuclear Science Symposium Conference Record.
[2] Gianluca Traversi,et al. MAPS in 130 nm triple well CMOS technology for HEP applications , 2007 .
[3] T. Zimmerman,et al. 3D IC pixel electronics - the next challenge , 2008 .
[4] Gianluca Traversi,et al. Monolithic pixel detectors in a 0.13 μm CMOS technology with sensor level continuous time charge amplification and shaping , 2006 .
[5] Gianluca Traversi,et al. Deep N-well CMOS MAPS with pixel level sparsification and time stamping capabilities for applications at the ILC , 2007 .
[6] Robert S. Patti,et al. Three-Dimensional Integrated Circuits and the Future of System-on-Chip Designs , 2006, Proceedings of the IEEE.
[7] L. Ratti,et al. Design of Time Invariant Analog Front-End Circuits for Deep N-Well CMOS MAPS , 2009, IEEE Transactions on Nuclear Science.
[8] Wojciech Dulinski,et al. Design and testing of monolithic active pixel sensors for charged particle tracking , 2000 .