Hybrid Han-Carlson adder

This paper explores a variation of the Han-Carlson adder for large word sizes and compares the performance of the new design with the traditional design. This work introduces a second type of design with two Brent-Kung stages each at the beginning and at the end and with Kogge-Stone stages in the middle, henceforth referred to as the “Hybrid Han-Carlson design.” With the new design, the Hybrid Han-Carlson adder, the delay increases slightly, but the complexity, silicon area and power are reduced significantly.

[1]  Harold S. Stone,et al.  A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations , 1973, IEEE Transactions on Computers.

[2]  H. T. Kung,et al.  A Regular Layout for Parallel Adders , 1982, IEEE Transactions on Computers.

[3]  Tack-Don Han,et al.  Fast area-efficient VLSI adders , 1987, 1987 IEEE 8th Symposium on Computer Arithmetic (ARITH).

[4]  Simon Knowles,et al.  A family of adders , 1999, Proceedings 14th IEEE Symposium on Computer Arithmetic (Cat. No.99CB36336).