Design of FinFET Based LNA with reduction of Corner Effects
暂无分享,去创建一个
[1] Hau-Yiu Tsui,et al. SPICE simulation and tradeoffs of CMOS LNA performance with source-degeneration inductor , 2000 .
[2] Wolfgang Fichtner,et al. Simulation of RF Noise in MOSFETs Using Different Transport Models , 2003 .
[3] R. Shrivastava,et al. A simple model for the overlap capacitance of a VLSI MOS device , 1982, IEEE Transactions on Electron Devices.
[4] T. Ohguro,et al. The impact of scaling down to deep-submicron on CMOS RF circuits , 1998, Proceedings of the 23rd European Solid-State Circuits Conference.
[5] B. Lakshmi,et al. Statistical Modelling of ft to Process Parameters in 30 nm Gate Length Finfets , 2010, ArXiv.
[6] F. Morteza,et al. The Impact of Structural Parameters on the Electrical Characteristics of Nano Scale DG-SOI MOSFETs in Subthreshold Region , 2006 .