Signal Integrity Performance Analysis of Mutual Coupling Reduction Techniques Using DGS in High Speed Printed Circuit Boards

In this article, the Signal Integrity performance analysis of mutual coupling reduction with defective ground structures (DGS) in high speed PCBs has been investigated. The performances of these structures are analyzed, in terms of Time domain, Error Vector Magnitude (EVM), eye pattern and timing jitter. A NRZ test signal with Quadrature Phase Shift keying modulation, with a carrier frequency of 3.5 GHz is used for the EVM measurements. From the EVM measurements, it is observed that the PCB with Circular DGS has the lowest EVM of 1.195 % rms compared to other techniques. Further, the eye pattern and jitter analysis show that the circular DGS has the lowest jitter value of 8 ps at 1Gbps data rate. Finally, the electromagnetic compatibility of proposed method is checked with the surface current distribution and radiated emission analysis. These investigations show that the adoption of the circular DGS in the high speed PCB design, reduces the spacing between two traces without degrading the signal quality.

[1]  Ding-Bing Lin,et al.  SUPPRESSION OF CROSSTALK USING SERPENTINE GUARD TRACE VIAS , 2010 .

[2]  A. Bateman,et al.  Adjacent channel power and error-vector magnitude performance of reduced complexity CALLUM systems , 1999 .

[4]  Mark I. Montrose,et al.  Printed circuit board design techniques for EMC compliance , 2000 .

[5]  Ding-Bing Lin,et al.  Using Rectangular-shape Resonators to Improve the Far-end Crosstalk of the Coupled Microstrip Lines , 2011 .

[6]  Young-Soo Kim,et al.  Crosstalk reduction in printed circuit boards using irregularly-spaced vias in a guard trace over a slotted ground plane , 2009, 2009 European Conference on Circuit Theory and Design.

[7]  Wang Qiang,et al.  Application of guard traces with vias in the RF PCB layout , 2002, 2002 3rd International Symposium on Electromagnetic Compatibility.

[8]  Xiaowei Shi,et al.  An Overview on Defected Ground Structure , 2008 .

[9]  M. Sindhadevi,et al.  Crosstalk Reduction Using Defective Ground Plane Structures In RF Printed Circuit Boards , 2014 .

[10]  T. R. Gazizov.  Far-end crosstalk reduction in double-layered dielectric interconnects , 2001 .

[11]  R. Abhari,et al.  Using via fences for crosstalk reduction in PCB circuits , 2006, 2006 IEEE International Symposium on Electromagnetic Compatibility, 2006. EMC 2006..

[12]  Morteza Kazerooni,et al.  A novel method for crosstalk reduction in coupled pair microstrip lines , 2012 .

[13]  Dominique Schreurs,et al.  RF Power Amplifier Behavioral Modeling: Contents , 2008 .

[14]  K. Malathi,et al.  Defective ground plane structure for broadband crosstalk reduction in PCBs , 2012, 2012 International Conference on Computing, Communication and Applications.

[15]  Stephen H. Hall,et al.  High-Speed Digital System Design: A Handbook of Interconnect Theory and Design Practices , 2000 .

[16]  Ran Ginosar,et al.  Parallel vs. serial on-chip communication , 2008, SLIP '08.

[17]  Douglas Brooks,et al.  Signal Integrity Issues and Printed Circuit Board Design , 2003 .

[18]  Yahia M. M. Antar,et al.  Microstrip and printed antennas : new trends, techniques, and applications , 2010 .

[19]  Hong-June Park,et al.  Serpentine Guard Trace to Reduce Far-end Crosstalk and Even-Odd Mode Velocity Mismatch of Microstrip Lines by More than 40% , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[20]  R. Fernández-García,et al.  Electromagnetic interference reduction in printed circuit boards by using metamaterials: a conduction and radiation impact analysis , 2014 .