Hardware Evolution Based on Improved Simulated Annealing Algorithm in Cyclone V FPSoCs

Evolvable hardware (EHW) is an emerging area of research that uses evolutionary algorithms (EAs) to construct circuits without manual intervention. However, this technique confronts two major issues: the evolution efficiency of structures and the computational efficiency of EAs. To address these issues, we construct a novel virtual reconfigurable circuit (VRC) based on artificial neural network (ANN) architecture and develop a promising EA based on improved simulated annealing (ISA) for the research of EHW. Here, ISA escapes the local optimization through an inner loop and expands new search space through an outer loop. Furthermore, several strategies are proposed for the representation, perturbation and selection of solutions (individuals) to reduce the computational burden throughout the entire evolution process. The use of an Intel Cyclone V field programmable system-on-chip (FPSoC) further accelerates the execution of the algorithm and provides designers with much more high-level processing power than that provided by soft-cores. The obtained results show that the proposed method achieves high-speed processing and improves computational efficiency. The results also show that the method has good flexibility and scalability.

[1]  Khalil Amine,et al.  Multiobjective Simulated Annealing: Principles and Algorithm Variants , 2019, Adv. Oper. Res..

[2]  J. Raja Paul Perinbam,et al.  Evolving virtual reconfigurable circuit for a fault tolerant system , 2007, 2007 IEEE Congress on Evolutionary Computation.

[3]  Ye Liang,et al.  Applying genetic algorithm and ant colony optimization algorithm into marine investigation path planning model , 2020, Soft Comput..

[4]  Ivan Zelinka,et al.  A survey on evolutionary algorithms dynamics and its complexity - Mutual relations, past, present and future , 2015, Swarm Evol. Comput..

[5]  Yuzhen Zhang,et al.  An extrinsic EHW system for the evolutionary optimization and design of sequential circuit , 2018, AICCC '18.

[6]  Mohammed Azmi Al-Betar,et al.  ISA: a hybridization between iterated local search and simulated annealing for multiple-runway aircraft landing problem , 2019, Neural Computing and Applications.

[7]  Lukás Sekanina,et al.  Towards evolvable systems based on the Xilinx Zynq platform , 2013, 2013 IEEE International Conference on Evolvable Systems (ICES).

[8]  David E. Goldberg,et al.  Genetic Algorithms in Search Optimization and Machine Learning , 1988 .

[9]  Jin Wang,et al.  Virtual reconfigurable architecture for evolving combinational logic circuits , 2014 .

[10]  Dmitry Berenson,et al.  Hardware evolution of analog circuits for in-situ robotic fault-recovery , 2005, 2005 NASA/DoD Conference on Evolvable Hardware (EH'05).

[11]  Mostafa Zandieh,et al.  A memetic algorithm with a novel neighborhood search and modified solution representation for closed-loop supply chain network design , 2019, Comput. Ind. Eng..

[12]  Thomas Bäck,et al.  A Survey of Evolution Strategies , 1991, ICGA.

[13]  Rubén Salvador,et al.  Evolvable Hardware in FPGAs: Embedded tutorial , 2016, 2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS).

[14]  Gianfranco Passannanti,et al.  A simulated annealing-based approach for the joint optimization of production/inventory and preventive maintenance policies , 2017 .

[15]  Shoou-Jinn Chang,et al.  Automated passive filter synthesis using a novel tree representation and genetic programming , 2006, IEEE Transactions on Evolutionary Computation.

[16]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.

[17]  Peng Peng,et al.  On‐chip evolution of combinational logic circuits using an improved genetic‐simulated annealing algorithm , 2020, Concurr. Comput. Pract. Exp..

[18]  Yuefan Deng,et al.  Applying Simulated Annealing and Parallel Computing to the Mobile Sequential Recommendation , 2019, IEEE Transactions on Knowledge and Data Engineering.

[19]  Martin A. Trefzer,et al.  Evolvable Hardware: From Practice to Application , 2015 .

[20]  Gunnar Tufte,et al.  Bridging the genotype-phenotype mapping for digital FPGAs , 2001, Proceedings Third NASA/DoD Workshop on Evolvable Hardware. EH-2001.

[21]  Lukás Sekanina,et al.  Low-Level Flexible Architecture with Hybrid Reconfiguration for Evolvable Hardware , 2015, ACM Trans. Reconfigurable Technol. Syst..

[22]  Cheng Fang,et al.  Research on Evolution Mechanism in Different-Structure Module Redundancy Fault-Tolerant System , 2015, ISICA.

[23]  Martin Margala,et al.  Artificial Neural Network and Accelerator Co-design using Evolutionary Algorithms , 2019, 2019 IEEE High Performance Extreme Computing Conference (HPEC).

[24]  Kyrre Glette,et al.  Comparing three online evolvable hardware implementations of a classification system , 2018, Genetic Programming and Evolvable Machines.

[25]  Gong Jian,et al.  Evolutionary Fault Tolerance Method Based on Virtual Reconfigurable Circuit With Neural Network Architecture , 2018, IEEE Transactions on Evolutionary Computation.

[26]  Xiaoxia Han,et al.  State Transition Simulated Annealing Algorithm for Discrete-Continuous Optimization Problems , 2019, IEEE Access.

[27]  Juan J. Rodríguez-Andina,et al.  Performance Characterization and Design Guidelines for Efficient Processor–FPGA Communication in Cyclone V FPSoCs , 2018, IEEE Transactions on Industrial Electronics.

[28]  P. Keshavarz,et al.  A new comprehensive model for relative viscosity of various nanofluids using feed-forward back-propagation MLP neural networks , 2018 .

[29]  Marco Tomassini,et al.  An Introduction to Metaheuristics for Optimization , 2018, Natural Computing Series.

[30]  Lukás Sekanina,et al.  Evolutionary functional recovery in virtual reconfigurable circuits , 2007, JETC.

[31]  Vignesh Thangavel,et al.  Intrinsic Evolution of Truncated Puiseux Series on a Mixed-Signal Field-Programmable SoC , 2016, IEEE Access.

[32]  Juan J. Rodríguez-Andina,et al.  Characterization of FPGA-master ARM communication delays in zynq devices , 2017, 2017 IEEE International Conference on Industrial Technology (ICIT).

[33]  Giorgio Sulligoi,et al.  A novel fault diagnosis technique for photovoltaic systems based on artificial neural networks , 2016 .

[34]  Juan J. Rodríguez-Andina,et al.  Implementation of Particle Swarm Optimization in FPSoC devices , 2017, 2017 IEEE 26th International Symposium on Industrial Electronics (ISIE).

[35]  Ping Zhu,et al.  A General Low-Cost Fast Hybrid Reconfiguration Architecture for FPGA-Based Self-Adaptive System , 2018, IEICE Trans. Inf. Syst..

[36]  Ning Wu,et al.  An evolutionary algorithm based on novel hybrid repair strategy for combinational logic circuits , 2015, IEICE Electron. Express.