Design of Multipliers Using Low Power HighSpeed Logic in CMOS Technologies
暂无分享,去创建一个
[1] Kamalakanta Mahapatra,et al. Noise Tolerant Circuits for Modified Feedthrough Logic , 2013 .
[2] Sagara Pandu,et al. Analysis and Implementation of Modified Feedthrough Logic for High Speed and Low Power Structures , 2013 .
[3] K. K. Mahapatra,et al. Performance analysis of modified feedthrough logic for low power and high speed , 2012, IEEE-International Conference On Advances In Engineering, Science And Management (ICAESM -2012).
[4] First A. Priyanka Gautam,et al. DESIGNING OF 4X4 WALLACE TREE MULTIPLIER USING 8T HIGHER ORDER COMPRESSOR , 2012 .
[5] Deepika Gupta,et al. Analysis of Modified Feed-Through Logic with Improved Power Delay Product , 2013 .
[6] C. Senthilpari. A Low-power and High-performance Radix-4 Multiplier Design Using a Modified Pass-transistor Logic Technique , 2011 .
[7] David Li,et al. Constant Delay Logic Style , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[8] Habibulla Khan,et al. Implementation of Low Power Parallel Compressor for Multiplier using Self Resetting Logic , 2012 .