A GaAs IEEE floating point standard single precision multiplier

This paper presents a GaAs IEEE floating point standard single precision multiplier. A modified carry save array is used in conjunction with Booth's algorithm to reduce the partial product addition and interconnection. A special rounding technique called Trailing-1's Predictor is used to speed up the final addition and rounding. The combination of the fast arithmetic architecture and compact layout style achieves 4 ns multiplication time with 3.5 W power dissipation at 75/spl deg/C giving 14 mW/MHz. The area is 2.43 mm by 3.77 mm (excluding pads) and uses 28,000 transistors to give a density of 3056 transistors/mm/sup 2/ for 0.8-/spl mu/m GaAs technology.<<ETX>>

[1]  F. Ishino,et al.  A single-chip 80-bit floating point processor , 1985, IEEE Journal of Solid-State Circuits.

[2]  Mark Horowitz,et al.  Rounding algorithms for IEEE multipliers , 1989, Proceedings of 9th Symposium on Computer Arithmetic.

[3]  Jan Fandrianto,et al.  VLSI floating-point processors , 1985, 1985 IEEE 7th Symposium on Computer Arithmetic (ARITH).

[4]  Mark Horowitz,et al.  SPIM: a pipelined 64*64-bit iterative multiplier , 1989 .

[5]  L. R. Tate,et al.  32 bit GaAs HFET IEEE floating point multiplier , 1992, GaAs IC Symposium Technical Digest 1992.

[6]  I. Deyhimy.  Gallium arsenide joins the giants , 1995 .

[7]  S. C. Knowles,et al.  Arithmetic processor design for the T9000 transputer , 1991, Optics & Photonics.

[8]  K. Kaneko,et al.  A CMOS floating point multiplier , 1984, IEEE Journal of Solid-State Circuits.

[9]  Yukihito Oowaki,et al.  A sub-10-ns 16/spl times/16 multiplier using 0.6-/spl mu/m CMOS technology , 1987 .

[10]  Erdem Hokenek,et al.  Design of the IBM RISC System/6000 Floating-Point Execution Unit , 1990, IBM J. Res. Dev..

[11]  Pedro P. Carballo,et al.  High speed primitives of hardware accelerators for DSP in GaAs technology , 1992 .

[12]  Stephen I. Long,et al.  Gallium arsenide digital integrated circuit design , 1990 .

[13]  Jeff Yetter,et al.  Performance features of the PA7100 microprocessor , 1993, IEEE Micro.

[14]  Clayton Huntsman,et al.  The MC68881 Floating-point Coprocessor , 1983, IEEE Micro.

[15]  Pedro P. Carballo,et al.  Speed-area-power optimization for DCFL and SDCFL class of logic using ring notation , 1991 .