Read disturb-aware write scheduling and data reallocation in SSDs

[1]  Wei Wu,et al.  Optimizing NAND flash-based SSDs via retention relaxation , 2012, FAST.

[2]  Javier González,et al.  LightNVM: The Linux Open-Channel SSD Subsystem , 2017, FAST.

[3]  Jie Liu,et al.  SSD Failures in Datacenters: What, When and Why? , 2016, SIGMETRICS.

[4]  Fei Wu,et al.  Program error rate-based wear leveling for NAND flash memory , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[5]  Onur Mutlu,et al.  Data retention in MLC NAND flash memory: Characterization, optimization, and recovery , 2015, 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA).

[6]  Onur Mutlu,et al.  Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[7]  Antony I. T. Rowstron,et al.  Write off-loading: Practical power management for enterprise storage , 2008, TOS.

[8]  Meng Zhang,et al.  Enhancing SSD performance with LDPC-aware garbage collection , 2017, 2017 IEEE 6th Non-Volatile Memory Systems and Applications Symposium (NVMSA).

[9]  Xiaoning Peng,et al.  Frequent Pattern-Based Mapping at Flash Translation Layer of Solid-State Drives , 2019, IEEE Access.

[10]  G. Kitagawa,et al.  Akaike Information Criterion Statistics , 1988 .

[11]  Qi Wang,et al.  Word line interference based data recovery technique for 3D NAND Flash , 2018, IEICE Electron. Express.

[12]  Seokin Hong,et al.  Interpage-Based Endurance-Enhancing Lower State Encoding for MLC and TLC Flash Memory Storages , 2019, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Xiangyu Liu,et al.  A page lifetime-aware scrubbing scheme for improving reliability of Flash-based SSD , 2017, IEICE Electron. Express.

[14]  Jihong Kim,et al.  An Integrated Approach for Managing Read Disturbs in High-Density NAND Flash Memory , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Jungdal Choi,et al.  Effects of floating-gate interference on NAND flash memory cell operation , 2002 .

[16]  Li-Pin Chang,et al.  Flash read disturb management using adaptive cell bit-density with in-place reprogramming , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[17]  Sung-Jin Choi,et al.  Comprehensive evaluation of early retention (fast charge loss within a few seconds) characteristics in tube-type 3-D NAND flash memory , 2016, 2016 IEEE Symposium on VLSI Technology.

[18]  Yeong-Taek Lee,et al.  A Zeroing Cell-to-Cell Interference Page Architecture With Temporary LSB Storing and Parallel MSB Program Scheme for MLC NAND Flash Memories , 2008, IEEE Journal of Solid-State Circuits.

[19]  Ken Takeuchi,et al.  20% System-performance Gain of 3D Charge-trap TLC NAND Flash over 2D Floating-gate MLC NAND Flash for SCM/NAND Flash Hybrid SSD , 2018, 2018 IEEE International Symposium on Circuits and Systems (ISCAS).

[20]  Onur Mutlu,et al.  Read Disturb Errors in MLC NAND Flash Memory: Characterization, Mitigation, and Recovery , 2015, 2015 45th Annual IEEE/IFIP International Conference on Dependable Systems and Networks.

[21]  J. Kessenich,et al.  Bit error rate in NAND Flash memories , 2008, 2008 IEEE International Reliability Physics Symposium.