Design Choice in 45-nm Dual-Port SRAM - 8T, 10T Single End, and 10T Differential
暂无分享,去创建一个
Shunsuke Okumura | Masahiko Yoshimoto | Hidehiro Fujiwara | Koji Nii | Hiroshi Kawaguchi | Hiroki Noguchi | Yusuke Iguchi
[1] Shunsuke Okumura,et al. A 10T Non-precharge Two-Port SRAM Reducing Readout Power for Video Processing , 2008, IEICE Trans. Electron..
[2] Kaushik Roy,et al. Modeling and testing of SRAM for new failure mechanisms due to process variations in nanoscale CMOS , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).
[3] K. Soumyanath,et al. A 130-nm 6-GHz 256 × 32 bit leakage-tolerant register file , 2002, IEEE J. Solid State Circuits.
[4] K. Ishibashi,et al. A 65-nm SoC Embedded 6T-SRAM Designed for Manufacturability With Read and Write Operation Stabilizing Circuits , 2007, IEEE Journal of Solid-State Circuits.
[5] Masahiko Yoshimoto,et al. A 10T Non-Precharge Two-Port SRAM for 74% Power Reduction in Video Processing , 2007, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07).
[6] T. Douseki,et al. A 0.5-V 25-MHz 1-mW 256-kb MTCMOS/SOI SRAM for solar-power-operated portable personal digital equipment - sure write operation by using step-down negatively overdriven bitline scheme , 2006, IEEE Journal of Solid-State Circuits.
[7] Masahiko Yoshimoto,et al. A Low-Power Systolic Array Architecture for Block-Matching Motion Estimation , 2005, IEICE Trans. Electron..
[8] Mohamed A. Elgamel,et al. Dual sense amplified bit lines (DSABL) architecture for low-power SRAM design , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[9] H. Fujiwara,et al. Which is the best dual-port SRAM in 45-nm process technology? — 8T, 10T single end, and 10T differential — , 2008, 2008 IEEE International Conference on Integrated Circuit Design and Technology and Tutorial.
[10] A.P. Chandrakasan,et al. A 256 kb 65 nm 8T Subthreshold SRAM Employing Sense-Amplifier Redundancy , 2008, IEEE Journal of Solid-State Circuits.
[11] Anna W. Topol,et al. Stable SRAM cell design for the 32 nm node and beyond , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..
[12] Atila Alvandpour,et al. A 130-nm 6-GHz 256 /spl times/ 32 bit leakage-tolerant register file , 2002 .
[13] Yong-Bin Kim,et al. Design and analysis of a 32 nm PVT tolerant CMOS SRAM cell for low leakage and high stability , 2010, Integr..
[14] Masahiko Yoshimoto,et al. Novel Video Memory Reduces 45% of Bitline Power Using Majority Logic and Data-Bit Reordering , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.