Thermal-aware reliability analysis for platform FPGAs
暂无分享,去创建一个
[1] C. Capasso,et al. Blech effect in single-inlaid Cu interconnects , 2001, Proceedings of the IEEE 2001 International Interconnect Technology Conference (Cat. No.01EX461).
[2] Yu Cao,et al. New Generation of Predictive Technology Model for Sub-45 nm Early Design Exploration , 2006, IEEE Transactions on Electron Devices.
[3] Narayanan Vijaykrishnan,et al. Impact of NBTI on FPGAs , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).
[4] Yu Cao,et al. New generation of predictive technology model for sub-45nm design exploration , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).
[5] K. Tu. Recent advances on electromigration in very-large-scale-integration of interconnects , 2003 .
[6] Yu Cao,et al. An efficient method to identify critical gates under circuit aging , 2007, ICCAD 2007.
[7] Kevin Skadron,et al. An Improved Block-Based Thermal Model in HotSpot 4.0 with Granularity Considerations , 2007 .
[8] Vikas Chandra,et al. Simultaneous optimization of driving buffer and routing switch sizes in an FPGA using an iso-area approach , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.
[9] Sarita V. Adve,et al. The impact of technology scaling on lifetime reliability , 2004, International Conference on Dependable Systems and Networks, 2004.
[10] Pradip Bose,et al. The case for lifetime reliability-aware microprocessors , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..
[11] N. Vijaykrishnan,et al. Thermal Characterization and Optimization in Platform FPGAs , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.
[12] Jason Helge Anderson,et al. Active leakage power optimization for FPGAs , 2006, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[13] P. Eaton,et al. Soft error rate mitigation techniques for modern microcircuits , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).
[14] Syed M. Alam,et al. Design tool and methodologies for interconnect reliability analysis in integrated circuits , 2004 .
[15] Yu Cao,et al. An Integrated Modeling Paradigm of Circuit Reliability for 65nm CMOS Technology , 2007, 2007 IEEE Custom Integrated Circuits Conference.