Thermal characterization of high power transistor arrays

Thermal performance is an important factor in the design of power devices. Previous studies have shown that nonuniform temperature distributions occur in both small transistors [1,2,3] and in large area power transistor devices [4,5,6]. We present extensive thermal characterization of large scale transistor arrays that are typical in power applications. Thermal images using the thermoreflectance technique as well as thermocouple data are presented for the device under both low and high current conditions. Thermal characterization is obtained for load currents up to 4 amperes and current densities up to 45A/mm2 in the power arrays. Temperature nonuniformity in the arrays is studied as a function of array size, bias level, and ambient temperature. Increased heating is shown to develop near the source contact region in the arrays.

[1]  P. Raad,et al.  Noncontact transient temperature mapping of active electronic devices using the thermoreflectance method , 2005, IEEE Transactions on Components and Packaging Technologies.

[2]  J.D. Plummer,et al.  Modeling of the on-resistance of LDMOS, VDMOS, and VMOS power transistors , 1980, IEEE Transactions on Electron Devices.

[3]  M. Stecher,et al.  Key technologies for system-integration in the automotive and Industrial Applications , 2005, IEEE Transactions on Power Electronics.

[4]  A. Shakouri,et al.  Thermoreflectance based thermal microscope , 2005 .

[5]  G. Breglio,et al.  Thermal instabilities in high current power MOS devices: experimental evidence, electro-thermal simulations and analytical modeling , 2002, 2002 23rd International Conference on Microelectronics. Proceedings (Cat. No.02TH8595).

[6]  Bantval J. Baliga,et al.  An overview of smart power technology , 1991 .

[7]  Kenneth E. Goodson,et al.  Short-time-scale thermal mapping of microdevices using a scanning thermoreflectance technique , 1998 .

[8]  C.C. Liu,et al.  Heating effects of clock drivers in bulk, SOI, and 3-D CMOS , 2002, IEEE Electron Device Letters.

[9]  K. Maize,et al.  Microscale and Nanoscale Thermal Characterization Techniques , 2007, 2007 International Conference on Thermal Issues in Emerging Technologies: Theory and Application.

[10]  Giovanni Breglio,et al.  Thermal mapping and 3D numerical simulation of new cellular power MOS affected by electro-thermal instability , 2000 .

[11]  M. Stecher,et al.  Influence of inhomogeneous current distribution on the thermal SOA of integrated DMOS transistors , 2004, 2004 Proceedings of the 16th International Symposium on Power Semiconductor Devices and ICs.

[12]  Pavel L. Komarov,et al.  A new simulation model of electro-thermal degradation for mosfet devices subjected to hot carrier injection stress , 2003 .

[13]  Eric Pop,et al.  Heat Generation and Transport in Nanometer-Scale Transistors , 2006, Proceedings of the IEEE.