Synthesis of Vertical High‐Density Epitaxial Si(100) Nanowire Arrays on a Si(100) Substrate Using an Anodic Aluminum Oxide Template

Because of their unique electrical and optical properties, Si nanowires have attracted considerable attention, and already a number of devices based on Si nanowires as building blocks have been demonstrated. [1–4] Nanowires grown by using the vapor–liquid–solid (VLS) technique have been shown to have advantages compared with conventional lithographic techniques in terms of well-defined surface, small minimum size, and fabrication cost. Additionally, the VLS technique can be used to prepare epitaxially grown nanowires on single-crystal substrates. Vertically standing epitaxial nanowires as a device platform [3,4] avoid pick-and-place approaches or nanomanipulations. For vertical devices, control of growth direction and crystallographic orientation of the nanowire are important parameters. In order to combine vertically grown epitaxial Si nanowires with conventional Si micro/nanoelectronics manufactured on Si(100) wafers, the most important issue is the realization of vertically grown epitaxial Si nanowires, along the [100] direction, on Si(100) substrates. Epitaxial Si nanowires grown without any template on Si substrates reported up to now have three preferred growth directions, in particular , , and depending on the diameter of the wires. [5] Based on the present knowledge the preferred growth directions are for large diameter nanowires and and for small diameters, independent of the growth method, if no template is used. In this paper, we utilize an anodic aluminum oxide (AAO) template with vertical nanopores to grow epitaxial Si(100) nanowires on a Si(100) substrate. AAO is known to have ordered honeycomb nanopore arrays, perpendicular to the substrate. The diameter and the density of the nanopores can be controlled from a few nano

[1]  Kornelius Nielsch,et al.  Uniform Nickel Deposition into Ordered Alumina Pores by Pulsed Electrodeposition , 2000 .

[2]  Volker Schmidt,et al.  Diameter-dependent growth direction of epitaxial silicon nanowires. , 2005, Nano letters.

[3]  Suzanne E. Mohney,et al.  Oxidation of silicon nanowires , 2006 .

[4]  T. Shimizu,et al.  Epitaxial Growth of Cu Nanodot Arrays Using an AAO Template on a Si Substrate , 2006 .

[5]  T. Shimizu,et al.  Formation of Ultra-High-Density Ferromagnetic Column Arrays Beyond 1 Tera/inch2 Using Porous Alumina Template , 2004 .

[6]  S. Senz,et al.  Epitaxial growth of silicon nanowires using an aluminium catalyst , 2006, Nature nanotechnology.

[7]  Kornelius Nielsch,et al.  Fast fabrication of long-range ordered porous alumina membranes by hard anodization , 2006, Nature materials.

[8]  A. Greiner,et al.  Polymer Nanotubes by Wetting of Ordered Porous Templates , 2002, Science.

[9]  L. Nagahara,et al.  Effects of HF solution in the electroless deposition process on silicon surfaces , 1993 .

[10]  H. T. Chen,et al.  Anodic alumina template on Au/Si substrate and preparation of CdS nanowires , 2002 .

[11]  A. A. Yasseri,et al.  Electroless deposition of au nanocrystals on Si(111) surfaces as catalysts for epitaxial growth of Si nanowires , 2006 .

[12]  R. Maboudian,et al.  Synthesis of High Density, Size-Controlled Si Nanowire Arrays via Porous Anodic Alumina Mask , 2006 .

[13]  M. Meyyappan,et al.  Single Crystal Nanowire Vertical Surround-Gate Field-Effect Transistor , 2004 .

[14]  M. Matsuo,et al.  Transfer of nanoporous pattern of anodic porous alumina into Si substrate , 2003 .

[15]  Kornelius Nielsch,et al.  A template-based electrochemical method for the synthesis of multisegmented metallic nanotubes. , 2005, Angewandte Chemie.

[16]  Charles M. Lieber,et al.  Logic Gates and Computation from Assembled Nanowire Building Blocks , 2001, Science.

[17]  Walter Riess,et al.  Realization of a silicon nanowire vertical surround-gate field-effect transistor. , 2006, Small.

[18]  S. Shingubara,et al.  Ordered Two-Dimensional Nanowire Array Formation Using Self-Organized Nanoholes of Anodically Oxidized Aluminum , 1997 .

[19]  M. Niwano,et al.  Investigation of formation processes of an anodic porous alumina film on a silicon substrate , 2004 .

[20]  Kenji Fukuda,et al.  Ordered Metal Nanohole Arrays Made by a Two-Step Replication of Honeycomb Structures of Anodic Alumina , 1995, Science.

[21]  Hideki Masuda,et al.  Fabrication of gold nanodot array using anodic porous alumina as an evaporation mask , 1996 .

[22]  S. T. Lee,et al.  Fabrication of Single‐Crystalline Silicon Nanowires by Scratching a Silicon Surface with Catalytic Metal Particles , 2006 .

[23]  K. Nishio,et al.  Preparation of microporous metal membrane using two-step replication of interconnected structure of porous glass , 1994 .

[24]  Satoru Inoue,et al.  Fabrication and Characteristics of Ordered Ni Nanostructures on Glass by Anodization and Direct Current Electrodeposition , 2002 .

[25]  James R Heath,et al.  Silicon p-FETs from ultrahigh density nanowire arrays. , 2006, Nano letters.