Jitter analysis of general charge sampling amplifiers

In this paper we present a simple analytical model for the estimation of signal-to-noise ratio (SNR) due to clock jitter for a general charge sampling amplifier. The proposed analytical model is compared with a previously published more complex model. Finally, we compare charge sampling and voltage sampling in terms of SNR due to clock jitter

[1]  Gang Xu,et al.  Performance analysis of general charge sampling , 2005, IEEE Trans. Circuits Syst. II Express Briefs.

[2]  Juha Kostamovaara,et al.  On the effects of timing jitter in charge sampling , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[3]  Gang Xu,et al.  Comparison of charge sampling and voltage sampling , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[4]  Y. Akazawa,et al.  Jitter analysis of high-speed sampling systems , 1990 .