Second harmonic rejection based on feedback technique in CMOS mixer for multi-band DCR application

This paper presents a broadband linearization technique for CMOS Gilbert-based mixer in zero IF receivers. In the proposed mixer the second order distortion is reduced by using feedback technique in the RF transconductance stage. Creating a negative feedback loop is better suited for achieving broadband IIP2 improvement compared to other technique. Moreover, the added circuit increases the conversion gain of the mixer. Simulation results, using 0.13 μm CMOS TSMC model, show that the proposed technique improves IIP2 of more than 20 dB in the 900 MHz–6 GHz RF input frequency rang for 100 MHz output bandwidth in comparison with the conventional mixer. So this technique is suitable for multi-band DCR application. The total power consumption is 3.3 mW and the excess power consumption due to additional circuits used to implement cancellation mechanism is less than 1 mW.

[1]  Hossein Miar Naimi,et al.  An Improved High Linearity Active CMOS Mixer: Design and Volterra Series Analysis , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Mohammad Yavari,et al.  Second‐order intermodulation cancelation and conversion‐gain enhancement techniques for CMOS active mixers , 2015, Int. J. Circuit Theory Appl..

[3]  R.G. Meyer,et al.  Intermodulation distortion in current-commutating CMOS mixers , 2000, IEEE Journal of Solid-State Circuits.

[4]  R. V. Rajakumar,et al.  A Wideband RF Frontend Architecture for Software Defined Radio , 2010, 2010 5th International Conference on Industrial and Information Systems.

[5]  Behzad Razavi,et al.  RF Microelectronics , 1997 .

[6]  Abdolreza Nabavi,et al.  Low-power highly linear UWB CMOS mixer with simultaneous second- and third-order distortion cancellation , 2010, Microelectron. J..

[7]  I. W. Sandberg,et al.  Volterra Equations and Applications , 2000 .

[8]  Behzad Razavi,et al.  Design considerations for direct-conversion receivers , 1997 .

[9]  L. Serrano,et al.  An IP2 Improvement Technique for Zero-IF Down-Converters , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[10]  José Silva-Martínez,et al.  Low-Power, Low-Cost CMOS Direct-Conversion Receiver Front-End for Multistandard Applications , 2013, IEEE Journal of Solid-State Circuits.

[11]  Omid Shoaei,et al.  A High IIP2 Mixer Enhanced by a New Calibration Technique for Zero-IF Receivers , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  A.H.M. van Roermund,et al.  A low-voltage folded-switching mixer in 0.18-/spl mu/m CMOS , 2005, IEEE Journal of Solid-State Circuits.

[13]  Danilo Manstretta,et al.  Second-order intermodulation mechanisms in CMOS downconverters , 2003, IEEE J. Solid State Circuits.