VLSI architecture design approaches for real-time video processing
暂无分享,去创建一个
[1] Sanjay Ranka,et al. Parallel Processing for Computer Vision and Image Understanding - Guest Editors' Introduction to the Special Issue , 1992, Computer.
[2] Kunle Olukotun,et al. A software-hardware cosynthesis approach to digital system simulation , 1994, IEEE Micro.
[3] Liang-Gee Chen,et al. Advances in Hardware Architectures for Image and Video Coding - A Survey , 2005, Proc. IEEE.
[4] Norman P. Jouppi,et al. Performance of image and video processing with general-purpose processors and media ISA extensions , 1999, ISCA.
[5] Yoshiyuki Yashima,et al. Single-Chip MPEG-2 422P@HL CODEC LSI With Multichip Configuration for Large Scale Processing Beyond HDTV Level , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[6] Hoi-Jun Yoo,et al. A low-power graphics LSI integrating 29Mb embedded DRAM for mobile multimedia applications , 2004, ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753).
[7] Stamatis Vassiliadis,et al. The TM3270 media-processor , 2005, 38th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'05).
[8] Stanley R. Sternberg. Parallel architectures for image processing , 1979, COMPSAC.
[9] Minho Kim,et al. A fast VLSI architecture for full-search variable block size motion estimation in MPEG-4 AVC/H.264 , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..
[10] Satoshi Goto,et al. A 41 mW VGA@30 fps Quadtree Video Encoder for Video Surveillance Systems , 2008, IEICE Trans. Electron..
[11] Danny Crookes,et al. Parallel architectures for image processing , 1998 .
[12] K.J. O'Connor,et al. Design issues for very-long-instruction-word VLSI video signal processors , 1996, VLSI Signal Processing, IX.
[13] Wu Di,et al. A VLSI architecture design of CAVLC decoder , 2003, ASICON 2003.
[14] Sun-Yuan Kung,et al. Multimedia Signal Processors: An Architectural Platform with Algorithmic Compilation , 1998, J. VLSI Signal Process..
[15] Yang Song,et al. Low-Power Partial Distortion Sorting Fast Motion Estimation Algorithms and VLSI Implementations , 2007, IEICE Trans. Inf. Syst..
[16] Peter Pirsch,et al. VLSI architectures for video compression-a survey , 1995, Proc. IEEE.
[17] Puneet Gupta,et al. Hardware-software codesign , 2002 .
[18] Peter Pirsch,et al. VLSI implementations of image and video multimedia processing systems , 1998, IEEE Trans. Circuits Syst. Video Technol..
[19] Takashi Nakayama,et al. Low-power multimedia RISC , 1995, IEEE Micro.
[20] Malte Borsum,et al. Architecture and VLSI Implementation of a programmable HD Real-Time Motion Estimator , 2007, 2007 IEEE International Symposium on Circuits and Systems.
[21] Marco Platzner,et al. Hardware-Software Codesign , 1997, IEEE Des. Test Comput..
[22] Graham Leedham,et al. MIMD-SIMD hybrid system--towards a new low cost parallel system , 2003, Parallel Comput..
[23] Winfried Gehrke,et al. Associative controlling of monolithic parallel processor architectures , 1995, IEEE Trans. Circuits Syst. Video Technol..
[24] Toyohiko Yoshida,et al. Real-time MPEG-2 software decoding with a dual-issue RISC processor , 1996, VLSI Signal Processing, IX.
[25] Juan Li,et al. A software environment for parallel computer vision , 1992, Computer.
[26] Hoi-Jun Yoo,et al. Design and Test of Fixed-point Multimedia Co-processor for Mobile Applications , 2006, Proceedings of the Design Automation & Test in Europe Conference.
[27] Jiun-In Guo,et al. A novel low-cost high-performance VLSI architecture for MPEG-4 AVC/H.264 CAVLC decoding , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[28] Michael J. Flynn,et al. Very high-speed computing systems , 1966 .
[29] Minho Kim,et al. A fast VLSI architecture for full-search variable block size motion estimation in MPEG-4 AVC/H.264 , 2005, ASP-DAC '05.
[30] Ruby B. Lee,et al. Algorithmic and architectural enhancements for real-time MPEG-1 decoding on a general purpose RISC workstation , 1995, IEEE Trans. Circuits Syst. Video Technol..
[31] Sun-Yuan Kung,et al. On architectural styles for multimedia signal processors , 1997, Proceedings of First Signal Processing Society Workshop on Multimedia Signal Processing.
[32] Gregory Doumenis,et al. A real-time H.264/AVC VLSI encoder architecture , 2007, Journal of Real-Time Image Processing.
[33] Chein-Wei Jen,et al. A compact DSP core with static floating-point unit & its microcode generation , 2004, GLSVLSI '04.
[34] Cao Wei,et al. A novel VLSI architecture for VBSME in MPEG-4 AVC/H.264 , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[35] Philip P. Dang. VLSI architecture for real-time image and video processing systems , 2006, Journal of Real-Time Image Processing.
[36] Liang-Gee Chen,et al. Hardware architecture design of video compression for multimedia communication systems , 2005, IEEE Communications Magazine.
[37] Alex K. Jones,et al. Rapid VLIW Processor Customization for Signal Processing Applications Using Combinational Hardware Functions , 2006, EURASIP J. Adv. Signal Process..
[38] David I. August,et al. Compiler technology for future microprocessors , 1995, Proc. IEEE.