论文信息 - An Advanced Optimizer for the IA-64 Architecture - 字舞流文

An Advanced Optimizer for the IA-64 Architecture

The IA-64 architecture's rich set of features enable aggressive high-level and scalar optimizations-supported by the latest analysis techniques-to improve integer and floating-point performance.

Rakesh Krishnaiyer | David C. Sehr | Wei Li | Daniel M. Lavery | Chu-Cheow Lim | Dattatraya Kulkarni | John Ng | C. Lim | Wei Li | D. Kulkarni | D. Sehr | R. Krishnaiyer | John Ng

[1] B. Ramakrishna Rau,et al. Data Flow and Dependence Analysis for Instruction Level Parallelism , 1991, LCPC.

[2] Roy Dz-Ching Ju,et al. Probabilistic memory disambiguation and its application to data speculation , 1999, CARN.

[3] Weihaw Chuang,et al. The Intel IA-64 Compiler Code Generator , 2000, IEEE Micro.

[4] David I. August,et al. Compiler technology for future microprocessors , 1995, Proc. IEEE.

[5] Raymond Lo,et al. A new algorithm for partial redundancy elimination based on SSA form , 1997, PLDI '97.

[6] Steven S. Muchnick,et al. Advanced Compiler Design and Implementation , 1997 .

[7] Hans Mulder,et al. Introducing the IA-64 Architecture , 2000, IEEE Micro.

[8] Rakesh Krishnaiyer,et al. An Overview of the Intel® IA-64 Compiler , 1999 .

[9] Carole Dulong,et al. The IA-64 Architecture at Work , 1998, Computer.

[10] David Mark Gallagher,et al. Memory disambiguation to facilitate instruction-level parallelism compilation , 1995 .