Electrical model of a PMOS body biased structure in triple-well technology under pulsed photoelectric laser stimulation

This study is driven by the need to optimize failure analysis methodologies based on laser/silicon interactions with an integrated circuit using a triple-well process. It is therefore mandatory to understand the behavior of elementary devices to laser illumination, in order to model and predict the behavior of more complex circuits. This paper presents measurements of the photoelectric currents induced by a pulsed-laser on a PMOS transistor in triple-well Psubstrate/DeepNwell/Pwell structure dedicated to low power body biasing techniques. This evaluation compares the triple-well structure to a classical Psubstrate-only structure of PMOS transistor. It reveals the possible activation of the bipolar transistors. Based on these experimental measurements, an electrical model is proposed that makes it possible to simulate the effects induced by photoelectric laser stimulation.

[1]  K. Haraguchi,et al.  Microscopic optical beam induced current measurements and their applications , 1994, Conference Proceedings. 10th Anniversary. IMTC/94. Advanced Technologies in I & M. 1994 IEEE Instrumentation and Measurement Technolgy Conference (Cat. No.94CH3424-9).

[2]  Wenceslas Rahajandraibe,et al.  Characterization and Simulation of a Body Biased Structure in Triple-Well Technology Under Pulsed Photoelectric Laser Stimulation , 2014 .

[3]  Jean-Max Dutertre,et al.  Building the electrical model of the pulsed photoelectric laser stimulation of a PMOS transistor in 90nm technology , 2013, Proceedings of the 20th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA).

[4]  C. Boit,et al.  Systematic Characterization of Integrated Circuit Standard Components as Stimulated by Scanning Laser Beam , 2007, IEEE Transactions on Device and Materials Reliability.

[5]  Kaushik Roy,et al.  Technology scaling behavior of optimum reverse body bias for standby leakage power reduction in CMOS IC's , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[6]  Christer Svensson,et al.  Trading speed for low power by choice of supply and threshold voltages , 1993 .

[7]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[8]  A. Sarafianos,et al.  Building the electrical model of the pulsed photoelectric laser stimulation of an NMOS transistor in 90nm technology , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[9]  Wenceslas Rahajandraibe,et al.  Electrical model of an NMOS body biased structure in triple-well technology under photoelectric laser stimulation , 2015, 2015 IEEE International Reliability Physics Symposium.