Towards a Low Power Hardware Accelerator for Deep Neural Networks
暂无分享,去创建一个
[1] Tao Wang,et al. Deep learning with COTS HPC systems , 2013, ICML.
[2] Douglas L. Jones,et al. Low power and error resilient PN code acquisition filter via statistical error compensation , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).
[3] Marc'Aurelio Ranzato,et al. Large Scale Distributed Deep Networks , 2012, NIPS.
[4] Yoshua Bengio,et al. Extracting and composing robust features with denoising autoencoders , 2008, ICML '08.
[5] Yoshua Bengio,et al. Gradient-based learning applied to document recognition , 1998, Proc. IEEE.
[6] Yoshua Bengio,et al. Greedy Layer-Wise Training of Deep Networks , 2006, NIPS.
[7] Yee Whye Teh,et al. A Fast Learning Algorithm for Deep Belief Nets , 2006, Neural Computation.
[8] Sébastien Rebecchi,et al. An Introduction to Deep Learning , 2011, ESANN.
[9] Rob A. Rutenbar,et al. Error resilient MRF message passing architecture for stereo matching , 2013, SiPS 2013 Proceedings.
[10] Christoforos E. Kozyrakis,et al. Convolution engine: balancing efficiency & flexibility in specialized computing , 2013, ISCA.
[11] Tara N. Sainath,et al. Deep Belief Networks using discriminative features for phone recognition , 2011, 2011 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP).
[12] Geoffrey E. Hinton. Training Products of Experts by Minimizing Contrastive Divergence , 2002, Neural Computation.