A Viterbi Equalizer Chip for 40 Gb/s optical communication links
暂无分享,去创建一个
[1] F. Buchali,et al. Adaptive Electronic Feed-Forward Equaliser and Decision Feedback Equaliser for the Mitigation of Chromatic Dispersion and PMD in 43 Gbit/s Optical Transmission Systems , 2006, 2006 European Conference on Optical Communications.
[2] P. G. Gulak,et al. Survivor sequence memory management in Viterbi decoders , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.
[3] J. Bibb Cain,et al. Error-Correction Coding for Digital Communications , 1981 .
[4] Fred Buchali,et al. Design of a Viterbi Equalizer Circuit for Data Rates up to 43 Gb/s , 2005 .
[5] Gerhard Fettweis,et al. A CMOS IC for Gb/s Viterbi decoding: system design and VLSI implementation , 1996, IEEE Trans. Very Large Scale Integr. Syst..
[6] F. Buchali,et al. Correlation sensitive Viterbi equalization of 10 Gb/s signals in bandwidth limited receivers [optical receivers] , 2005, OFC/NFOEC Technical Digest. Optical Fiber Communication Conference, 2005..
[7] S. Borkar,et al. A 1.9 Gb/s 358 mW 16–256 State Reconfigurable Viterbi Accelerator in 90 nm CMOS , 2008, IEEE Journal of Solid-State Circuits.
[8] Teresa H. Meng,et al. A 1-Gb/s, four-state, sliding block Viterbi decoder , 1997, IEEE J. Solid State Circuits.