An output-capacitorless low-dropout regulator with −132dB PSRR at 1KHz

This paper presents an output-capacitorless low-dropout (LDO) regulator with with −132dB power supply rejection ratio (PSRR) at 1KHz. By using a Rising-Class-A voltage buffer, the non-dominant parasitic poles can be pushed to higher frequencies and leads to good stability in power supply rejection ratio (PSRR) performance. The proposed circuit is designed with 0.18-µm CMOS process technology. The circuit are verified with a 1.8V power supply. From the simulation results, the proposed regulator delivers a 100mA maximum load current with a dropout voltage less than 200mV. The simulated PSRR of the proposed output-capacitorless LDO regulator reached −132dB at 1KHz. Moreover, the circuit has 32µA quiescent current and can settle within 0.5µs.

[1]  Pak Kwong Chan,et al.  A Sub-1 V Transient-Enhanced Output-Capacitorless LDO Regulator With Push–Pull Composite Power Transistor , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Philip K. T. Mok,et al.  Wide-Loading-Range Fully Integrated LDR With a Power-Supply Ripple Injection Filter , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  P. K. Chan,et al.  A high PSR voltage reference for DC-to-DC converter applications , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[4]  Ka Nang Leung,et al.  A Low-Dropout Regulator for SoC With $Q$-Reduction , 2007, IEEE Journal of Solid-State Circuits.

[5]  C.-K. Pham,et al.  Improvement of power supply rejection ratio of LDO deteriorated by reducing power consumption , 2008, 2008 IEEE International Conference on Integrated Circuit Design and Technology and Tutorial.

[6]  E. Alon,et al.  Replica compensated linear regulators for supply-regulated phase-locked loops , 2006, IEEE Journal of Solid-State Circuits.