Design of a 12-bit 0.83 MS/s SAR ADC for an IPMI SoC

A 12-bit successive approximation register analog to digital converter (SAR ADC) built in an intelligent platform management interface (IPMI) system on chip (SoC) is proposed in this paper. The work is designed and fabricated in SMIC 0.13 μm CMOS process, using the fully differential C-R hybrid digital to analog converter (DAC) structure. Scaling capacitor is adopted to improve the precision and reduce the chip area. Through the optimization of placement and routing, the DAC achieves high precision. Besides, a multi-stage comparator is designed, and an offset calibration technique with capacitors is applied, too. The measurement results show that the effective number of bits (ENOB) of this ADC reaches 9.711 bit at Nyquist frequency with 0.83 MHz sampling frequency and the total current of the ADC is 970 μA with a 3.3 V power supply.

[1]  Eitake Ibaragi,et al.  A 14b 80 MS/s SAR ADC With 73.6 dB SNDR in 65 nm CMOS , 2013, IEEE Journal of Solid-State Circuits.

[2]  Yong Lian,et al.  A 0.8-V, 1-MS/s, 10-bit SAR ADC for Multi-Channel Neural Recording , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Hsin-Shu Chen,et al.  A 3mW 12b 10MS/s sub-range SAR ADC , 2009, 2009 IEEE Asian Solid-State Circuits Conference.

[4]  Behzad Razavi,et al.  Design techniques for high-speed, high-resolution comparators , 1992 .

[5]  Chun-Cheng Huang,et al.  A background comparator calibration technique for flash analog-to-digital converters , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Jae-Yoon Sim,et al.  Digital-domain calibration of split-capacitor DAC with no extra calibration DAC for a differential-type SAR ADC , 2011, IEEE Asian Solid-State Circuits Conference 2011.

[7]  Xi Tan,et al.  A 10-bit 1MS/s low power SAR ADC for RSSI application , 2010, 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology.

[8]  Jia Hao Cheong,et al.  A 1.8V 1MS/s rail-to-rail 10-bit SAR ADC in 0.18μm CMOS , 2012, 2012 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT).

[9]  Eitake Ibaragi,et al.  A 14b 80MS/s SAR ADC with 73.6dB SNDR in 65nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[10]  Teresa H. Y. Meng,et al.  HermesE: A 96-Channel Full Data Rate Direct Neural Interface in 0.13 $\mu$ m CMOS , 2012, IEEE Journal of Solid-State Circuits.

[11]  Sunghyun Park,et al.  A 4-GS/s 4-bit Flash ADC in 0.18- $\mu{\hbox {m}}$ CMOS , 2007, IEEE Journal of Solid-State Circuits.

[12]  Soon-Jyh Chang,et al.  A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[13]  R.C. Taft,et al.  A 1.8-V 1.6-GSample/s 8-b self-calibrating folding ADC with 7.26 ENOB at Nyquist frequency , 2004, IEEE Journal of Solid-State Circuits.