An Analytical Performance Model for Multistage Interconnection Networks with Blocking

Multistage Interconnection Networks (MINs) allow efficient communication between network components and also among the components of parallel systems. This paper presents an approximate performance model for self routing multistage interconnection networks, applied for 2 x 2 switches which are subject to blocking situations when the packets compete for a full output port of a next stage switch. We apply our model to variable network size MINs and we study the performance under different traffic conditions. In our approximation the bulk of packets that arrive in each cycle to the MIN inputs, follow a Bernoulli distribution. We derive an approximate formula for the utilization of each queue and based on this, we approximate the blocking behavior (probabilities) and the steady-state distributions of populations for each queue of the MIN. This novel analytical model is validated by extensive simulations. Our analytical method gives more accurate results than previous existing analytical models and converges very fast.

[1]  Paul G. Spirakis,et al.  The performance of multistage interconnection networks with finite buffers , 1990, SIGMETRICS '90.

[2]  Fouad A. Tobagi,et al.  Performance of a Three-Stage Banyan-Based Architecture with Input and Output Buffers for Large Fast Packet Switches , 1993 .

[3]  J Raja,et al.  Performance Studies of Banyan ATM Switching Networks using RS Codes , .

[4]  Paul G. Spirakis,et al.  Queueing delays in buffered multistage interconnection networks , 2018, SIGMETRICS '87.

[5]  Alan Weiss,et al.  The Distribution of Waiting Times in Clocked Multistage Interconnection Networks , 1988, IEEE Trans. Computers.

[6]  Paul G. Spirakis,et al.  An Analytical Performance Model for Multistage Interconnection Networks with Finite, Infinite and Zero Length Buffers , 1998, Perform. Evaluation.

[7]  Erwin P. Rathgeb,et al.  Performance analysis of buffered Banyan networks , 1991, IEEE Trans. Commun..

[8]  David M. Koppelman,et al.  Analysis of banyan networks offered traffic with geometrically distributed message lengths , 1995 .

[9]  Peter J. Haas,et al.  Stochastic Petri Nets , 2002 .

[10]  Laxmikant V. Kalé,et al.  Simulation-Based Performance Prediction for Large Parallel Machines , 2005, International Journal of Parallel Programming.

[11]  Jonathan S. Turner,et al.  Multirate Clos networks , 2003, IEEE Commun. Mag..

[12]  POLITECNICO DI TORINO Multistage Switching Architectures for Software Routers , .

[13]  Marc Snir,et al.  The Performance of Multistage Interconnection Networks for Multiprocessors , 1983, IEEE Transactions on Computers.

[14]  Yih-Chyun Jenq,et al.  Performance Analysis of a Packet Switch Based on Single-Buffered Banyan Network , 1983, IEEE J. Sel. Areas Commun..

[15]  Costas Vassilakis,et al.  Performance Analysis of blocking Banyan Switches , 2007 .

[16]  Hee Yong Youn,et al.  Performance analysis of finite buffered multistage interconnection networks , 1992 .