New Dynamic Threshold MOS Structures for Low-Energy True-Single-Phase-Clocking Circuits
暂无分享,去创建一个
[1] Magdy A. Bayoumi,et al. New bulk dynamic threshold NMOS schemes for low-energy subthreshold domino-like circuits , 2004, IEEE Computer Society Annual Symposium on VLSI.
[2] G. M. Blair. Designing low-power digital CMOS , 1994 .
[3] Kaushik Roy,et al. Robust ultra-low power sub-threshold DTMOS logic , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).
[4] Christer Svensson,et al. High-speed CMOS circuit technique , 1989 .
[5] J. Bokor,et al. A dynamic threshold voltage MOSFET (DTMOS) for very low voltage operation , 1994, IEEE Electron Device Letters.
[6] Magdy A. Bayoumi,et al. B-DTNMOS: a novel bulk dynamic threshold NMOS scheme , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).
[7] Manoj Sachdev,et al. A sub-0.5 V dynamic threshold PMOS (DTPMOS) scheme for bulk CMOS technologies , 2001, ICM 2001 Proceedings. The 13th International Conference on Microelectronics..
[8] J. B. Kuo,et al. Novel 0.8 V true-single-phase-clocking (TSPC) latches using PD-SOI DTMOS techniques for low-voltage CMOS VLSI circuits , 2001, 2001 IEEE International SOI Conference. Proceedings (Cat. No.01CH37207).