Low-Latency Hardware Masking with Application to AES