4-channel, 40 Gb/s front-end amplifier for parallel optical receiver in 0.18 μm CMOS

This paper proposed a 4-channel parallel 40 Gb/s front-end amplifier (FEA) in optical receiver for parallel optical transmission system. A novel enhancement type regulated cascade (ETRGC) configuration with an active inductor is originated in this paper for the transimpedance amplifier to significantly increase the bandwidth. The technique of three-order interleaving active feedback expands the bandwidth of the gain stage of transimpedance amplifier and limiting amplifier. Experimental results show that the output swing is 210 mV (Vpp) when the input voltage varies from 5 mV to 500 mV. The power consumption of the 4-channel parallel 40 Gb/s front-end amplifier (FEA) is 370 mW with 1.8 V power supply and the chip area is 650 μm×1300 μm.

[1]  Hui Wang,et al.  A 10 GHz multiphase LC VCO with a ring capacitive coupling structure , 2012, Science China Information Sciences.

[2]  Wei-Zen Chen,et al.  A 1.8 V, 10 Gbps fully integrated CMOS optical receiver analog front end , 2005, Proceedings of the 30th European Solid-State Circuits Conference.

[3]  Wei-Zen Chen,et al.  A 1.8-V 10-Gb/s fully integrated CMOS optical receiver analog front-end , 2005, IEEE Journal of Solid-State Circuits.

[4]  Hoi-Jun Yoo,et al.  1.25-Gb/s regulated cascode CMOS transimpedance amplifier for Gigabit Ethernet applications , 2004 .

[5]  Li Zhang,et al.  A 40 Gbit/s fully integrated optical receiver analog front-end in 90 nm CMOS , 2012 .

[6]  Oscal T.-C. Chen,et al.  Inductor-less 10Gb/s CMOS transimpedance amplifier using source-follower regulated cascode and double three-order active feedback , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[7]  Liang-Hung Lu,et al.  A 10-Gb/s Inductorless CMOS Limiting Amplifier With Third-Order Interleaving Active Feedback , 2007, IEEE Journal of Solid-State Circuits.

[8]  F. Ellinger,et al.  A low-power 20-GHz 52-dB/spl Omega/ transimpedance amplifier in 80-nm CMOS , 2004, IEEE Journal of Solid-State Circuits.

[9]  Willy Sansen,et al.  analog design essentials , 2011 .

[10]  Jun-De Jin,et al.  40-Gb/s Transimpedance Amplifier in 0.18-μm CMOS Technology , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[11]  Jun-De Jin,et al.  A 40-Gb/s Transimpedance Amplifier in 0.18-$\mu$m CMOS Technology , 2008, IEEE Journal of Solid-State Circuits.

[12]  Sung Min Park,et al.  1.25-Gb/s regulated cascode CMOS transimpedance amplifier for Gigabit Ethernet applications , 2004, IEEE Journal of Solid-State Circuits.