Multilevel outphasing power amplifier system with a transmission-line power combiner

This paper presents a multilevel outphasing power amplifier (PA) system consisting of eight class-D unit PAs on 28 nm CMOS and an off-chip transmission-line power combiner. The combiner, implemented on PCB with microstrip lines, was designed to operate at 1.8 GHz frequency and filter out the third and fifth harmonics generated by the PAs. The combiner layout was designed so that the line spacing increases towards the output to reduce coupling, while the lines are equal in length. The simulated maximum output power is 32.3 dBm (1.71 W) with an efficiency of 34.4%. With 20 MHz and 100 MHz LTE signals, average efficiencies of 15.2% and 15.1% were achieved, respectively.

[1]  H. Chireix High Power Outphasing Modulation , 1935, Proceedings of the Institute of Radio Engineers.

[2]  David R. Cox,et al.  Linear Amplification with Nonlinear Components , 1974, IEEE Trans. Commun..

[3]  Mikko Valkama,et al.  Class D CMOS power amplifier with on/off logic for a multilevel outphasing transmitter , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).

[4]  An-Yeu Wu,et al.  Multilevel LINC System Designs for Power Efficiency Enhancement of Transmitters , 2009, IEEE Journal of Selected Topics in Signal Processing.

[5]  SungWon Chung,et al.  A 2.4-GHz, 27-dBm Asymmetric Multilevel Outphasing Power Amplifier in 65-nm CMOS , 2012, IEEE Journal of Solid-State Circuits.

[6]  E. J. Wilkinson An N-Way Hybrid Power Divider , 1960 .

[7]  Yorgos Palaskas,et al.  A Transformer-Combined 31.5 dBm Outphasing Power Amplifier in 45 nm LP CMOS With Dynamic Power Control for Back-Off Power Efficiency Enhancement , 2012, IEEE Journal of Solid-State Circuits.