A 0.8V low-voltage low-power source-driven mixer in 0.18μm CMOS technology

A low-voltage and low-power mixer using 0.18 μm CMOS technology is presented in this paper. The proposed mixer uses a weak inversion biasing technique in a source-driven topology. For high conversion gain, current reuse technique is applied to the input buffers. Moreover, the bulk-biased technique is used to achieve low supply voltage. The source-driven mixer exhibits a conversion gain of 8.68 dB, single side-band noise figure of 9.01 dB, and the 1 dB compression point of -22.62 dBm, when the frequency of the radio frequency signal, the local oscillator signal and the intermediate frequency signal are 1.6 GHz, 1.4 GHz and 200 MHz. The mixer operates at 0.8 V supply and the power consumption of core circuit is 458 μW. The simulation results indicate that the down-conversion mixer can be widely used in the navigation receiver systems.

[1]  Jeng-Han Tsai,et al.  A 453-$\mu{\hbox{W}}$ 53–70-GHz Ultra-Low-Power Double-Balanced Source-Driven Mixer Using 90-nm CMOS Technology , 2013, IEEE Transactions on Microwave Theory and Techniques.

[2]  Jeng-Han Tsai,et al.  Design of 40–108-GHz Low-Power and High-Speed CMOS Up-/Down-Conversion Ring Mixers for Multistandard MMW Radio Applications , 2012, IEEE Transactions on Microwave Theory and Techniques.

[3]  M. Jamal Deen,et al.  Low power highly linear inductorless UWB CMOS mixer with active wideband input balun , 2013, 2013 IEEE International Wireless Symposium (IWS).

[4]  Chunqi Shi,et al.  A 5.15-5.825GHz CMOS Down-Conversion Mixer for WLAN 802.11a , 2011, 2011 7th International Conference on Wireless Communications, Networking and Mobile Computing.

[5]  Mostafa Yargholi,et al.  A low-voltage high-linearity UWB down-conversion mixer in 0.18-μm CMOS technology , 2014, 2014 22nd Iranian Conference on Electrical Engineering (ICEE).