An Effective Chemical Mechanical Polishing Filling Approach

To reduce chip-scale topography variation, dummy fill is commonly used to improve the layout density uniformity. Previous work either sought the most uniform density distribution or sought to minimize the inserted dummy fills while satisfying certain density uniformity constraint. However, due to more stringent manufacturing challenges, more criteria, like line deviation and outlier, emerge at newer technology nodes. This paper presents a joint optimization scheme to consider variation, total fill, line deviation and outlier simultaneously. More specifically, first we decompose the rectilinear polygons and partition fill able regions into rectangles for easier processing. After decomposition, we insert dummy fills into the fill able rectangular regions optimizing the fill metrics simultaneously. We propose three approaches -- Fast Median approach, LP approach and Iterative approach, which are much faster with better quality, compared with the results of the top three contestants in the ICCAD Contest 2014.

[1]  IV CyrilHöschl,et al.  Decomposition of binary images - A survey and comparison , 2012, Pattern Recognit..

[2]  Hai Zhou,et al.  Layout decomposition with pairwise coloring for multiple patterning lithography , 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[3]  D. Boning,et al.  The physical and electrical effects of metal-fill patterning practices for oxide chemical-mechanical polishing processes , 1998 .

[4]  Andrew B. Kahng,et al.  Monte-Carlo algorithms for layout density control , 2000, ASP-DAC '00.

[5]  Jimmy J. M. Tan,et al.  Minimum partitioning simple rectilinear polygons in O(n log log n) - time , 1989, SCG '89.

[6]  Nelson Felix,et al.  Predicting substrate-induced focus error , 2010 .

[7]  Andrew B. Kahng,et al.  Area fill synthesis for uniform layout density , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Yici Cai,et al.  A new splitting graph construction algorithm for SIAR router , 2013, 2013 IEEE 10th International Conference on ASIC.

[9]  Hai Zhou,et al.  Efficient Approximation Algorithms for Chemical Mechanical Polishing Dummy Fill , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Stephane Durocher,et al.  Computing Partitions of Rectilinear Polygons with Minimum Stabbing Number , 2012, COCOON.

[11]  Andrew B. Kahng,et al.  Filling algorithms and analyses for layout density control , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Jack Sklansky,et al.  Minimal rectangular partitions of digitized blobs , 1984, Comput. Vis. Graph. Image Process..

[13]  Kevin D. Gourley,et al.  A Polygon-to-Rectangle Conversion Algorithm , 1983, IEEE Computer Graphics and Applications.

[14]  A. Kahng,et al.  Performance-Aware CMP Fill Pattern Optimization , 2007 .

[15]  Yu Chen,et al.  Performance-impact limited-area fill synthesis , 2003, SPIE Advanced Lithography.

[16]  Rasit Onur Topaloglu ICCAD-2014 CAD contest in design for manufacturability flow for advanced semiconductor nodes and benchmark suite , 2014, 2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[17]  Sartaj Sahni,et al.  Fast algorithm for polygon decomposition , 1988 .

[18]  I-Lun Tseng,et al.  An efficient algorithm for partitioning parameterized polygons into rectangles , 2006, GLSVLSI '06.

[19]  ZhouHai,et al.  Efficient Approximation Algorithms for Chemical Mechanical Polishing Dummy Fill , 2011 .

[20]  Ruiqi Tian,et al.  Reticle enhancement technology: implications and challenges for physical design , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).