A doubly-latched asynchronous pipeline

DLAP, an asynchronous pipeline with master-slave (dual) registers, offers improved performance. It is most suitable for converting synchronous circuits into asynchronous ones. DLAP is capable of truly decoupled operation: All pipeline stages can shift data simultaneously, and execution is faster than previous designs when variable delays are encountered. Implementations based on both edge triggered registers and transparent latches are shown. STG and verified controllers are presented and simulated.

[1]  Teresa H. Y. Meng,et al.  Automatic synthesis of asynchronous circuits from high-level specifications , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Ran Ginosar,et al.  Statechart methodology for the design, validation, and synthesis of large scale asynchronous systems , 1996, Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[3]  Peter A. Beerel,et al.  High-performance asynchronous pipeline circuits , 1996, Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[4]  Luciano Lavagno,et al.  Petrify: A Tool for Manipulating Concurrent Specifications and Synthesis of Asynchronous Controllers (Special Issue on Asynchronous Circuit and System Design) , 1997 .

[5]  Jianwei Liu,et al.  Dynamic logic in four-phase micropipelines , 1996, Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[6]  Teresa H. Y. Meng,et al.  Asynchronous design for programmable digital signal processors , 1991, IEEE Trans. Signal Process..

[7]  Jens Sparsø,et al.  Delay-insensitive multi-ring structures , 1993, Integr..

[8]  Marly Roncken,et al.  Asynchronous circuits for low power: a DCC error corrector , 1994, IEEE Design & Test of Computers.

[9]  Paul Day,et al.  Investigation into micropipeline latch design styles , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Lynn Conway,et al.  Introduction to VLSI systems , 1978 .

[11]  Paul Day,et al.  Four-phase micropipeline latch control circuits , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Tam-Anh Chu,et al.  Synthesis of self-timed VLSI circuits from graph-theoretic specifications , 1987 .

[13]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[14]  Scott Hauck,et al.  Asynchronous design methodologies: an overview , 1995, Proc. IEEE.