OAPM: Fine-grained operand-aware power management with fast reaction time

Power management is a crucial aspect of modern low power SoCs, but kernel-based approaches suffer from slow DVFS and power state adaptation. We propose OAPM, a power management scheme based on circuit-level operand activity that complements existing OS-based solutions with better system visibility. Operating at the cycle granularity, OAPM has very fast response time in requesting the appropriate power state via a two-stage algorithm. Simulations show potential savings of up to 70% when used with clock-gated Domino, depending on the activity profile.

[1]  Jun Wang,et al.  A Novel Power Management for CMP Systems in Data-Intensive Environment , 2011, 2011 IEEE International Parallel & Distributed Processing Symposium.

[2]  Magdy A. Bayoumi,et al.  A comprehensive operand-aware dynamic clock gating scheme for low-power Domino Logic , 2013, 2013 IEEE International SOC Conference.

[3]  Philip Levis,et al.  Policies for dynamic clock scheduling , 2000, OSDI.

[4]  Naehyuck Chang,et al.  System-Level Online Power Estimation Using an On-Chip Bus Performance Monitoring Unit , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Keshab K. Parhi,et al.  Theoretical analysis of word-level switching activity in the presence of glitching and correlation , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.

[6]  Vivek Tiwari,et al.  Reducing power in high-performance microprocessors , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[7]  David C. Snowdon,et al.  Koala: a platform for OS-level power management , 2009, EuroSys '09.

[8]  Margaret Martonosi,et al.  Live, Runtime Phase Monitoring and Prediction on Real Systems with Application to Dynamic Power Management , 2006, 2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06).

[9]  Mohamed Shalan,et al.  Online power management using DVFS for RTOS , 2009, 2009 4th International Design and Test Workshop (IDT).

[10]  Mingsong Bi,et al.  IADVS: On-demand performance for interactive applications , 2010, HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture.

[11]  Luca Benini,et al.  A survey of design techniques for system-level dynamic power management , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Binoy Ravindran,et al.  An experimental evaluation of real-time DVFS scheduling algorithms , 2012, SYSTOR '12.

[13]  Frank Bellosa,et al.  Process cruise control: event-driven clock scaling for dynamic power management , 2002, CASES '02.