A Fault-Tolerant Switching Network for B-ISDN

The author proposes a self-routing fault-tolerant switching network for asynchronous transfer mode (ATM) switching systems. The network has many subswitches to enhance the fault tolerance of the conventional multistage interconnection network which only has a unique path. The subswitches provide large numbers of alternative paths between switching stages and allow the network to tolerate multiple paths. The routing algorithm is quite simple. The paths can also be used to route cells under the condition that internal cell contentions occur in switching elements. A reliability analysis shows a quantitative measurement of the improvement in fault tolerance as compared with previously presented fault-tolerant networks. A performance analysis and simulation results show that the proposed network has a high level of maximum throughput. In addition, that level of throughput is maintained with reasonable cell delay even though the number of faulty components increases in the network. >

[1]  Howard Jay Siegel,et al.  Study of multistage SIMD interconnection networks , 1978, ISCA '78.

[2]  Duncan H. Lawrie,et al.  A Class of Redundant Path Multistage Interconnection Networks , 1983, IEEE Transactions on Computers.

[3]  Nian-Feng Tzeng,et al.  A fault-tolerant scheme for multistage interconnection networks , 1985, ISCA '85.

[4]  Howard Jay Siegel,et al.  The Extra Stage Cube: A Fault-Tolerant Interconnection Network for Supersystems , 1982, IEEE Transactions on Computers.

[5]  Vijay P. Kumar,et al.  Failure Dependent Performance Analysis of a Fault-Tolerant Multistage Interconnection Network , 1989, IEEE Trans. Computers.

[6]  Alberto Leon-Garcia,et al.  A Self-Routing Multistage Switching Network for Broadband ISDN , 1990, IEEE J. Sel. Areas Commun..

[7]  S. Urushidani,et al.  The rerouting banyan network , 1990, International Symposium on Switching.

[8]  Vijay P. Kumar,et al.  Dynamic Full Access in Fault Tolerant Multistage Interconnection Networks , 1990, ICPP.

[9]  Hitoshi Imagawa,et al.  A new self-routing switch driven with input-to-output address difference , 1988, IEEE Global Telecommunications Conference and Exhibition. Communications for the Information Age.

[10]  Robert J. McMillen,et al.  The Multistage Cube: A Versatile Interconnection Network , 1981, Computer.

[11]  Leonard Kleinrock,et al.  Virtual Cut-Through: A New Computer Communication Switching Technique , 1979, Comput. Networks.

[12]  Tse-Yun Feng,et al.  On a Class of Multistage Interconnection Networks , 1980, IEEE Transactions on Computers.

[13]  Duncan H. Lawrie,et al.  Access and Alignment of Data in an Array Processor , 1975, IEEE Transactions on Computers.

[14]  Dharma P. Agrawal,et al.  Testing and Fault Tolerance of Multistage Interconnection Networks , 1982, Computer.

[15]  Janak H. Patel.  Performance of Processor-Memory Interconnections for Multiprocessors , 1981, IEEE Transactions on Computers.

[16]  Joseph Y. Hui,et al.  A Broadband Packet Switch for Integrated Transport , 1987, IEEE J. Sel. Areas Commun..