Core-Based Reusable Architecture for Slave Circuits with Extensive Data Exchange Requirements
暂无分享,去创建一个
[1] Gabriela Nicolescu,et al. Component-based design approach for multicore SoCs , 2002, DAC '02.
[2] Luciano Lavagno,et al. Hardware-software co-design of embedded systems: the POLIS approach , 1997 .
[3] Reinaldo A. Bergamaschi,et al. Designing systems-on-chip using cores , 2000, DAC.
[4] Krishnendu Chakrabarty,et al. Optimal test access architectures for system-on-a-chip , 2001, TODE.
[5] Yervant Zorian,et al. Introducing Core-Based System Design , 1997, IEEE Des. Test Comput..
[6] Jan Madsen,et al. Memory architecture for efficient utilization of SDRAM: a case study of the computation/memory access trade-off , 2000, Proceedings of the Eighth International Workshop on Hardware/Software Codesign. CODES 2000 (IEEE Cat. No.00TH8518).