An OE-VLSI for parallel optical interconnection

Abstract This paper presents a prototype OE-VLSI (Optoelectronic-VLSI) with 12-channel input and output ports for optical parallel link applications. The OE-VLSI comprises of a 12-channel parallel VCSEL (Vertical Cavity Semi-conductor Laser) array and a 12-channel parallel Photo Diode array, a CPU, a 12-channel VCSEL driver array and a 12-channel optical front-end amplifier. The 12 × 10Gbps VCSEL driver array and the optical front-end amplifier array are fabricated in 0.18 μm CMOS technology. The chip was partitioned into 12 parallel channels to demonstrate chip-to-chip interconnection functions appropriate for applications of OE-VLSI technology. The OE-VLSI chip has been validated on an optical parallel transmission system with bit-error-rate BER less than 10−12 and an aggregate 120Gpbs bandwidth.

[1]  P. Solomon.  A comparison of semiconductor devices for high-speed logic , 1982 .

[2]  F.J. Leonberger,et al.  Optical interconnections for VLSI systems , 1984, Proceedings of the IEEE.

[3]  Peng Miao.  ICs in very short reach optical interconnection , 2009, CSB 2009.

[4]  D.V. Plant,et al.  3.125Gbit/s low power truly-differential parallel optical receiver module in 0.13 /spl mu/m CMOS , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[5]  Jawdat Abu-Taha,et al.  Improving the bandwidth of the transimpedance amplifier based on CS stages in cascode configuration using impedance matching techniques , 2016 .

[6]  J. Goodman.  Optical interconnection for VLSI , 1984 .

[7]  Krishna C. Saraswat,et al.  Effect of scaling of interconnections on the time delay of VLSI circuits , 1982 .

[8]  Guangming Huang,et al.  8-Gbps-per-channel radiation-tolerant VCSEL drivers for the LHC detector upgrade , 2015 .

[9]  J. E. Bowers,et al.  CMOS enabled silicon photonics for data center packet switching , 2012, 2012 IEEE/MTT-S International Microwave Symposium Digest.

[10]  Xiaoxia Wang,et al.  Low-power, low-area preamplifier for ultra high-speed multi-channel optical communication system , 2013, Int. J. Circuit Theory Appl..

[11]  Hoi-Jun Yoo,et al.  1.25-Gb/s regulated cascode CMOS transimpedance amplifier for Gigabit Ethernet applications , 2004 .

[13]  Horst Zimmermann,et al.  Synchronous OEIC Integrating Receiver for Optically Reconfigurable Gate Arrays , 2016, Sensors.

[14]  Lixi Wan,et al.  Packaging and assembly of 12-channel parallel optical transceiver module , 2009, 2009 International Conference on Electronic Packaging Technology & High Density Packaging.

[15]  D.V. Plant,et al.  A Low Power 3.12Gbit/s/Channel Parallel Optical Receiver for Very Short Reach (VSR) Applications , 2006, 23rd Biennial Symposium on Communications, 2006.

[16]  Manfred Berroth,et al.  Monolithically integrated CMOS current-mode transimpedance , 2003 .