Digital Charge Balance Controller to Improve the Loading/Unloading Transient Response of Buck Converters

A linear/nonlinear digital controller is presented that allows a Buck converter to recover from a load transient event with near-optimal voltage deviation and recovery time. A novel digital double accumulator calculation block is used to calculate the appropriate pulse width modulation switching time instants. The proposed controller possesses many advantages not demonstrated by a single controller in the previous literature. For example, unlike many previously proposed time-optimal digital controllers, the proposed controller provides an excellent transient response as it is capable of reacting asynchronously to a load transient event. In addition, it is demonstrated that the proposed controller can operate without requiring information pertaining to the Buck converter's output inductor. Furthermore, the proposed controller can be extended to applications that require load-line regulation. Lastly, unlike all previous digital time-optimal controllers, the proposed controller does not require digital multiplier or divider blocks nor does it require 2-D lookup tables. Thus, the controller can be implemented through the use of low-cost field programmable gate arrays or complex programmable logic devices.

[1]  D. Maksimovic,et al.  Small-signal Discrete-time Modeling of Digitally Controlled DC-DC Converters , 2006, 2006 IEEE Workshops on Computers in Power Electronics.

[2]  Aleksandar Prodic,et al.  High-frequency digital PWM controller IC for DC-DC converters , 2003 .

[3]  D. Maksimovic,et al.  Hybrid Digital Adaptive Control for Fast Transient Response in Synchronous Buck DC–DC Converters , 2009, IEEE Transactions on Power Electronics.

[4]  V. Yousefzadeh,et al.  Proximate Time-Optimal Digital Control for Synchronous Buck DC–DC Converters , 2008, IEEE Transactions on Power Electronics.

[5]  I. Batarseh,et al.  Digital controller design for a practicing power electronics engineer , 2007, APEC 07 - Twenty-Second Annual IEEE Applied Power Electronics Conference and Exposition.

[6]  Yan-Fei Liu,et al.  A New Digital Control Algorithm to Achieve Optimal Dynamic Performance in DC-to-DC Converters , 2005, IEEE Transactions on Power Electronics.

[7]  Henry Shu-hung Chung,et al.  A Comparative Study of Boundary Control With First- and Second-Order Switching Surfaces for Buck Converters Operating in DCM , 2007, IEEE Transactions on Power Electronics.

[8]  A. Prodic,et al.  Multibit $\Sigma$–$\Delta$ PWM Digital Controller IC for DC–DC Converters Operating at Switching Frequencies Beyond 10 MHz , 2007, IEEE Transactions on Power Electronics.

[9]  Yan-Fei Liu,et al.  A Design Method for PI-like Fuzzy Logic Controllers for DC–DC Converter , 2007, IEEE Transactions on Industrial Electronics.

[10]  V. Yousefzadeh,et al.  Nonuniform A/D Quantization for ImprovedDynamic Responses of Digitally ControlledDC–DC Converters , 2008, IEEE Transactions on Power Electronics.

[11]  Yan-Fei Liu,et al.  A New Digital Control Algorithm to Achieve Optimal Dynamic Performance in DC-to-DC Converters , 2005 .

[12]  A. Lazaro,et al.  FPGA based Digital Control with High-Resolution Synchronous DPWM and High-Speed Embedded A/D Converter , 2009, 2009 Twenty-Fourth Annual IEEE Applied Power Electronics Conference and Exposition.

[13]  S. Saggini,et al.  Parameter-Independent Time-Optimal Digital Control for Point-of-Load Converters , 2009, IEEE Transactions on Power Electronics.

[14]  K.K.S. Leung,et al.  Derivation of a second-order switching surface in the boundary control of buck converters , 2004, IEEE Power Electronics Letters.

[15]  K. Rinne,et al.  Digital control law using a novel load current estimator principle for improved transient response , 2008, 2008 IEEE Power Electronics Specialists Conference.

[16]  A. Prodic,et al.  Minimum deviation digital controller IC for single and two phase dc-dc switch-mode power supplies , 2010, 2010 Twenty-Fifth Annual IEEE Applied Power Electronics Conference and Exposition (APEC).

[17]  J.A. Cobos,et al.  Analysis of the buck converter for scaling the supply voltage of digital circuits , 2003, Eighteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2003. APEC '03..

[18]  Seth R. Sanders,et al.  Architecture and IC implementation of a digital VRM controller , 2003 .

[19]  Yan-Fei Liu,et al.  An Optimal Control Method for Buck ConvertersUsing a Practical Capacitor ChargeBalance Technique , 2008, IEEE Transactions on Power Electronics.

[20]  D. Maksimović,et al.  Modeling of Quantization Effects in Digitally Controlled DC–DC Converters , 2007 .

[21]  Zhaoming Qian,et al.  Reduction of digital PWM limit ring with novel control algorithm , 2001, APEC 2001. Sixteenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.01CH37181).

[22]  T. W. Martin,et al.  Digital control for switching converters , 1995, 1995 Proceedings of the IEEE International Symposium on Industrial Electronics.

[23]  A. Prodic,et al.  Continuous-Time Digital Controller for High-Frequency DC-DC Converters , 2008, IEEE Transactions on Power Electronics.

[24]  John Y. Hung,et al.  PID controller modifications to improve steady-state performance of digital controllers for buck and boost converters , 2002, APEC. Seventeenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.02CH37335).

[25]  Seth R. Sanders,et al.  Quantization resolution and limit cycling in digitally controlled PWM converters , 2003 .