A transition probability based delay measurement method for arbitrary circuits on FPGAs
暂无分享,去创建一个
[1] Patrick Girard,et al. High quality TPG for delay faults in look-up tables of FPGAs , 2004, Proceedings. DELTA 2004. Second IEEE International Workshop on Electronic Design, Test and Applications.
[2] Kurt Keutzer,et al. Estimation of average switching activity in combinational and sequential circuits , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.
[3] Irith Pomeranz,et al. At-speed delay testing of synchronous sequential circuits , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.
[4] Premachandran R. Menon,et al. Design-specific path delay testing in lookup-table-based FPGAs , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[5] Cheng-Wen Wu,et al. A BIST scheme for FPGA interconnect delay faults , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).
[6] Peter Y. K. Cheung,et al. Within-die delay variability in 90nm FPGAs and beyond , 2006, 2006 IEEE International Conference on Field Programmable Technology.
[7] Xiao-Yu Li,et al. FPGA as Process Monitor-an effective method to characterize poly gate CD variation and its impact on product performance and yield , 2004, IEEE Transactions on Semiconductor Manufacturing.
[8] Norbert Wiener,et al. Extrapolation, Interpolation, and Smoothing of Stationary Time Series , 1964 .
[9] Peter Y. K. Cheung,et al. Self-characterization of Combinatorial Circuit Delays in FPGAs , 2007, 2007 International Conference on Field-Programmable Technology.
[10] Peter Y. K. Cheung,et al. Parametric yield in FPGAs due to within-die delay variations: a quantitative analysis , 2007, FPGA '07.
[11] Mehdi Baradaran Tahoori,et al. Application-Dependent Delay Testing of FPGAs , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[12] Charles E. Stroud,et al. BIST-Based Delay-Fault Testing in FPGAs , 2002, Proceedings of the Eighth IEEE International On-Line Testing Workshop (IOLTW 2002).