Implementation of a DC compact model for double-gate Tunnel-FET based on 2D calculations and application in circuit simulation

This paper introduces a two-dimensional physics-based compact model for a double-gate (DG) Tunnel-FET (TFET) implemented in Verilog-A. The compact model is derived from an analytical model published in [1], [2], [3]. TCAD Sentaurus simulation data as well as measurement data are used to verify and show the flexibility of the modeling approach. Advantages and limitations of the compact model are analyzed and discussed. In order to demonstrate the numerical stability of the model, a basic circuit in form of a single stage inverter is simulated using complementary Tunnel-FET logic. The results of this circuit simulation are compared to measurements on fabricated inverters and are in good agreement.

[1]  Antonio Gnudi,et al.  Drain-conductance optimization in nanowire TFETs , 2012, 2012 Proceedings of the European Solid-State Device Research Conference (ESSDERC).

[2]  Jin He,et al.  A compact model for double-gate tunneling field-effect-transistors and its implications on circuit behaviors , 2012, 2012 International Electron Devices Meeting.

[3]  Alexander Kloes,et al.  Analytical compact modeling framework for the 2D electrostatics in lightly doped double-gate MOSFETs , 2012 .

[4]  Qin Zhang,et al.  Low-Voltage Tunnel Transistors for Beyond CMOS Logic , 2010, Proceedings of the IEEE.

[5]  Michael Graef,et al.  Improved analytical potential modeling in double-gate tunnel-FETs , 2014, 2014 Proceedings of the 21st International Conference Mixed Design of Integrated Circuits and Systems (MIXDES).

[6]  Sebastiano Strangio,et al.  Experimental demonstration of strained Si nanowire GAA n-TFETs and inverter operation with complementary TFET logic at low supply voltages , 2016 .

[7]  Michael Graef,et al.  A 2D closed form model for the electrostatics in hetero-junction double-gate tunnel-FETs for calculation of band-to-band tunneling current , 2014, Microelectron. J..

[8]  Michael Graef,et al.  Two-dimensional modeling of an ultra-thin body single-gate Si Tunnel-FET , 2014, 2014 15th International Conference on Ultimate Integration on Silicon (ULIS).

[9]  Antonios Bazigos,et al.  Compact modeling of DG-Tunnel FET for Verilog-A implementation , 2015, 2015 45th European Solid State Device Research Conference (ESSDERC).