A pulse-triggered TSPC flip-flop for high-speed low-power VLSI design applications
暂无分享,去创建一个
[1] Stephen H. Unger,et al. Clocking Schemes for High-Speed Digital Systems , 1986, IEEE Transactions on Computers.
[2] Sung-Mo Kang. Accurate simulation of power dissipation in VLSI circuits , 1986 .
[3] Jinn-Shyan Wang. A new true-single-phase-clocked double-edge-triggered flip-flop for low-power VLSI designs , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.
[4] Christer Svensson,et al. High-speed CMOS circuit technique , 1989 .
[5] Hendrikus J. M. Veendrick,et al. Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits , 1984 .
[6] Christer Svensson,et al. A unified single-phase clocking scheme for VLSI systems , 1990 .