Importance sampling Monte Carlo simulations for accurate estimation of SRAM yield
暂无分享,去创建一个
E. J. W. ter Maten | O. Wittich | T. S. Doorn | J. A. Croon | A. Di Bucchianico | J. Croon | O. Wittich | A. D. Bucchianico | J. T. Maten | T. Doorn
[1] Onoda Hiroyuki,et al. 0.7 V SRAM Technology with Stress-Enhanced Dopant Segregated Schottky (DSS) Source/Drain Transistors for 32 nm Node , 2007 .
[2] A.P. Chandrakasan,et al. Static noise margin variation for sub-threshold SRAM in 65-nm CMOS , 2006, IEEE Journal of Solid-State Circuits.
[3] Rajiv V. Joshi,et al. Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events , 2006, 2006 43rd ACM/IEEE Design Automation Conference.
[4] E. Seevinck,et al. Static-noise margin analysis of MOS SRAM cells , 1987 .