A 65 nm CMOS Phase-locked Loop for 5G Mobile Communications

A phase-locked loop (PLL) for multiphase clock generation for 5G Mobile Communications is presented in TSMC 65 nm CMOS technology. The PLL consists mainly of a phase/frequency detector (PFD), a charge pump (CP), and a voltage-controlled oscillator (VCO) with a third-order loop filter. The source-switching CP with a rail-to-rail operational amplifier is used to obtain perfect current matching, and the rotary traveling-wave VCO is employed for low phase noise, high oscillation frequency and multiphase clock generation. Simulation results show that, from a single voltage supply of 1.2 V, the PLL can achieve the frequency range of 24.1 ~ 27.6 GHz, the phase noise of 95.2 dBc/Hz@1 MHz from the output frequency of 25.6 GHz, and the total power of 58.3 mW is consumed.

[1]  S. Lipa,et al.  Rotary traveling-wave oscillator arrays: a new clock technology , 2001 .

[2]  Xun Liu,et al.  Low-Power Rotary Clock Array Design , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Didier Belot,et al.  A 17.5-to-20.94GHz and 35-to-41.88GHz PLL in 65nm CMOS for wireless HD applications , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[4]  Liang-Hung Lu,et al.  A 30 GHz CMOS Frequency Synthesizer for V-Band Applications , 2012, IEEE Microwave and Wireless Components Letters.

[5]  Jeng‐Han Tsai,et al.  A low-power Ka-band frequency synthesizer with transformer feedback VCO embedded in 90-nm COMS technology , 2013, 2013 IEEE International Wireless Symposium (IWS).

[6]  Navrati Saxena,et al.  Next Generation 5G Wireless Networks: A Comprehensive Survey , 2016, IEEE Communications Surveys & Tutorials.

[7]  V. Puyal,et al.  V-band transceiver modules with integrated antennas and phased arrays for mmWave access in 5G mobile networks , 2017, 2017 11th European Conference on Antennas and Propagation (EUCAP).

[8]  Hui Yang,et al.  A Ka-band Dual Co-tuning Frequency Synthesizer with 21.9% Locking Range and Sub-200 fs RMS Jitter in CMOS for 5G mm-Wave Applications , 2018, 2018 IEEE International Symposium on Circuits and Systems (ISCAS).

[9]  Peng Gu,et al.  5G Millimeter-Wave Phased-Array Transceiver: System Considerations and Circuit Implementations , 2019, 2019 IEEE International Symposium on Circuits and Systems (ISCAS).