CMOS scaling in the 0.1-µm, 1.X-volt regime for high-performance applications
暂无分享，去创建一个
Tak H. Ning | Robert H. Dennard | James D. Warnock | Carl J. Anderson | Robert H. Dennard | Stephen E. Fischer | G. G. Shahidi | Barbara A. Chappell | Terry I. Chappell | Bijan Davari | J. Y.-C. Sun | James Comfort | Patricia A. McFarland | Alexandre Acovic | Michael R. Polcari | R. Dennard | J. Comfort | T. Ning | P. McFarland | J. Warnock | B. Davari | G. Shahidi | C. Anderson | M. Polcari | J. Sun | T. Chappell | A. Acovic | S. Fischer | Stephen E. Fischer | Carl J. Anderson | J. Y.-C. Sun | B. Chappell
[1] A. Gnudi,et al. Investigation of the impact ionization in the hydrodynamic model , 1993 .
[2] B. Davari,et al. Indium channel implant for improved short-channel behavior of submicrometer NMOSFETs , 1993, IEEE Electron Device Letters.
[3] D. A. Antoniadis,et al. Measurement and modeling of self-heating effects in SOI nMOSFETs , 1992, 1992 International Technical Digest on Electron Devices Meeting.
[4] H.I. Smith,et al. Electron velocity overshoot at room and liquid nitrogen temperatures in silicon inversion layers , 1988, IEEE Electron Device Letters.
[5] Y. Tsividis. Operation and modeling of the MOS transistor , 1987 .
[6] D. Moy,et al. Experimental technology and characterization of self-aligned 0.1µm-gate-length low-temperature operation NMOS devices , 1987, 1987 International Electron Devices Meeting.
[7] Dimitri A. Antoniadis,et al. Diffusion of indium in silicon inert and oxidizing ambients , 1982 .
[8] T. Ohzone,et al. Silicon-gate n-well CMOS process by full ion-implantation technology , 1980, IEEE Transactions on Electron Devices.