Producing flat supply voltage using a temperature-compensated BGR within LDO regulator loop

In this paper a flat supply voltage is produced for low-noise and low-jitter applications. A high gain two-stage amplifier, utilizing the indirect frequency compensation technique, is used to enhance the resolution of BGR loop. Then, the temperature-compensated BGR is used within the LDO loop to adjust the supply voltage around the desired value. A new start-up circuit is proposed to simply provide the initial conditions for BGR loop. Two-Stage amplifier provides more than 85dB DC-gain in all corners. The output voltage of the proposed BGR varies around 1250μv peak-to-peak voltage, when the temperature is increased from 0°C to 100°C. Also, LDO loop reduces the noisy supply from 5.5v±285mv to 5v±30mv, attenuating very high and also very low frequency noise harmonics, inside the LP filter and amplifier's bandwidth, respectively. BGR loop is implemented in less than 0.06mm2 active area in 0.5μm CMOS process.

[1]  K. Sakui,et al.  A CMOS bandgap reference circuit with sub-1-V operation , 1999 .

[2]  Ze-kun Zhou,et al.  A High-Precision Compensated CMOS Bandgap Voltage Reference Without Resistors , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Abdollah Khoei,et al.  Reanalyzing the basic bandgap reference voltage circuit considering thermal dependence of bandgap energy , 2014 .

[4]  Krishnaswamy Nagaraj,et al.  A low supply voltage high PSRR voltage reference in CMOS process , 1995, IEEE J. Solid State Circuits.

[5]  K. Leung,et al.  A sub-1-V 15-ppm/°C CMOS bandgap voltage reference without requiring low threshold voltage device , 2002, IEEE J. Solid State Circuits.

[6]  Kofi A. A. Makinwa,et al.  A single-trim CMOS bandgap reference with a 3σ inaccuracy of ±0.15% from −40°C to 125°C , 2011, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[7]  Degang Chen,et al.  A self-calibrated bandgap voltage reference with 0.5 ppm//spl deg/C temperature coefficient , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[8]  Kofi A. A. Makinwa,et al.  A single-trim CMOS bandgap reference with a 3σ inaccuracy of ±0.15% from -40°C to 125°C , 2010, ISSCC.

[9]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[10]  Melanie Hartmann,et al.  Design Of Analog Cmos Integrated Circuits , 2016 .

[11]  T. R. Viswanathan,et al.  A 1.4 V Supply CMOS Fractional Bandgap Reference , 2006, IEEE Journal of Solid-State Circuits.

[12]  C. Fiocchi,et al.  Curvature compensated BiCMOS bandgap with 1 V supply voltage , 2001, Proceedings of the 26th European Solid-State Circuits Conference.

[13]  Sergio Bampi,et al.  Impact of Noise on Trim Circuits for Bandgap Voltage References , 2007, 2007 14th IEEE International Conference on Electronics, Circuits and Systems.

[14]  Abdollah Khoei,et al.  Effect of bandgap energy temperature dependence on thermal coefficient of bandgap reference voltage , 2011, 2011 20th European Conference on Circuit Theory and Design (ECCTD).

[15]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[16]  Alan B. Grebene,et al.  Analog Integrated Circuit Design , 1978 .