A Fast Equation Free Iterative Approach to Analog Circuit Sizing

A fast equation free iterative approach for sizing of analog circuit is proposed. Equation based sizing approach has been popular as it removes time consuming simulation effort. If equations are cast in posynomial inequality format, a special optimization technique called geometric programming(GP) can be deployed. The advantage of formulating the problem in GP form is that, it ensures global optimality and can return the final design point instantly even in the presence of hundreds of equation and thousands of variable. But main limitation comes in deriving performance equations in posynomial inequality format. In this context, we develop one novel methodology for fast sizing of analog circuit. This method does not require any such performance expressions. It is based on the meaningful presentation of only device constraints. Infeasibility is handled iteratively making suitable changes on those constraints. Due to the simplicity of formulation, fully automated flow is achieved.

[1]  Pradip Mandal,et al.  CMOS op-amp sizing using a geometric programming formulation , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Rob A. Rutenbar,et al.  Anaconda: simulation-based synthesis of analog circuits viastochastic pattern search , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Jan Van der Spiegel,et al.  GBOPCAD: a synthesis tool for high-performance gain-boosted opamp design , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Pradip Mandal,et al.  A CAD methodology for automatic topology selection & sizing , 2011, 2011 IEEE International SOC Conference.

[5]  Chih-Kong Ken Yang,et al.  Techniques for improving the accuracy of geometric-programming based analog circuit design optimization , 2004, ICCAD 2004.

[6]  Pradip Mandal,et al.  Automatic generation of saturation constraints and performance expressions for geometric programming based analog circuit sizing , 2011, 2011 12th International Symposium on Quality Electronic Design.

[7]  Pradip Mandal,et al.  An Improvised MOS Transistor Model Suitable for Geometric Program Based Analog Circuit Sizing in Sub-micron Technology , 2010, 2010 23rd International Conference on VLSI Design.

[8]  Ángel Rodríguez-Vázquez,et al.  Symbolic analysis of large analog integrated circuits by approximation during expression generation , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[9]  Pradip Mandal,et al.  A geometric programming aided knowledge based approach for analog circuit synthesis and sizing , 2011, GLSVLSI '11.

[10]  Hany L. Abdel-Malek,et al.  The ellipsoidal technique for design centering and region approximation , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Jian Wang,et al.  Performance-centering optimization for system-level analog design exploration , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[12]  Una-May O'Reilly,et al.  Simulation-based reusable posynomial models for MOS transistor parameters , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[13]  Stephen P. Boyd,et al.  Optimal design of a CMOS op-amp via geometric programming , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Georges G. E. Gielen,et al.  Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..