Ensemble convolutional neural networks with weighted majority for wafer bin map pattern classification

Wafer bin maps (WBM) provides crucial information regarding process abnormalities and facilitate the diagnosis of low-yield problems in semiconductor manufacturing. Most studies of WBM classification and analysis apply a statistical-based method or machine learning method operating on raw wafer data and extracted features. With increasing WBM pattern diversity and complexity, the useful features for effective WBM recognition are highly dependent on domain knowledge. This study proposes an ensemble convolutional neural network (ECNN) framework for WBM pattern classification, in which a weighted majority function is adopted to select higher weights for the base classifiers that have higher predictive performance. An industrial WBM dataset (namely, WM-811K) from a wafer fabrication process was used to demonstrate the effectiveness of the proposed ECNN framework. The proposed ECNN has superior performance in terms of precision, recall, F1 and other conventional machine learning classifiers such as linear regression, random forest, gradient boosting machine, and artificial neural network. The experimental results show that the proposed ECNN framework is able to identify common WBM defect patterns effectively.

[1]  Yoshua Bengio,et al.  Gradient-based learning applied to document recognition , 1998, Proc. IEEE.

[2]  Chen-Fu Chien,et al.  Hybrid data mining approach for pattern extraction from wafer bin map to improve yield in semiconductor manufacturing , 2007, International Journal of Production Economics.

[3]  Way Kuo,et al.  Model-based clustering for integrated circuit yield enhancement , 2007, Eur. J. Oper. Res..

[4]  Chen-Fu Chien,et al.  A system for online detection and classification of wafer bin map defect patterns for manufacturing intelligence , 2013 .

[5]  Sungzoon Cho,et al.  Active Learning of Convolutional Neural Network for Cost-Effective Wafer Map Pattern Classification , 2020, IEEE Transactions on Semiconductor Manufacturing.

[6]  Xinggang Wang,et al.  Automated defect inspection of LED chip using deep convolutional neural network , 2019, J. Intell. Manuf..

[7]  Chen-Fu Chien,et al.  Overall Wafer Effectiveness (OWE): A novel industry standard for semiconductor ecosystem as a whole , 2013, Comput. Ind. Eng..

[8]  Jianbo Yu,et al.  Enhanced Stacked Denoising Autoencoder-Based Feature Learning for Recognition of Wafer Map Defects , 2019, IEEE Transactions on Semiconductor Manufacturing.

[9]  Jianbo Yu,et al.  Stacked convolutional sparse denoising auto-encoder for identification of defect patterns in semiconductor wafer map , 2019, Comput. Ind..

[10]  Muhammad Saqlain,et al.  A Voting Ensemble Classifier for Wafer Map Defect Patterns Identification in Semiconductor Manufacturing , 2019, IEEE Transactions on Semiconductor Manufacturing.

[11]  Heeyoung Kim,et al.  Classification of Mixed-Type Defect Patterns in Wafer Bin Maps Using Convolutional Neural Networks , 2018, IEEE Transactions on Semiconductor Manufacturing.

[12]  Jianbo Yu,et al.  Wafer Map Defect Detection and Recognition Using Joint Local and Nonlocal Linear Discriminant Analysis , 2016, IEEE Transactions on Semiconductor Manufacturing.

[13]  Way Kuo,et al.  A model-based clustering approach to the recognition of the spatial defect patterns produced during semiconductor fabrication , 2007 .

[14]  H. Hajj,et al.  Wafer Classification Using Support Vector Machines , 2012, IEEE Transactions on Semiconductor Manufacturing.

[15]  Naigong Yu,et al.  Wafer Defect Pattern Recognition and Analysis Based on Convolutional Neural Network , 2019, IEEE Transactions on Semiconductor Manufacturing.

[16]  Jun Zhang,et al.  Conductive particle detection via deep learning for ACF bonding in TFT-LCD manufacturing , 2019, Journal of Intelligent Manufacturing.

[17]  Seong-Jun Kim,et al.  Automatic Identification of Defect Patterns in Semiconductor Wafer Maps Using Spatial Correlogram and Dynamic Time Warping , 2008, IEEE Transactions on Semiconductor Manufacturing.

[18]  Ming-Ju Wu,et al.  Wafer Map Failure Pattern Recognition and Similarity Ranking for Large-Scale Data Sets , 2015, IEEE Transactions on Semiconductor Manufacturing.

[19]  Nan Chen,et al.  Wafer Map Defect Pattern Recognition Using Rotation-Invariant Features , 2019, IEEE Transactions on Semiconductor Manufacturing.

[20]  Takeshi Nakazawa,et al.  Anomaly Detection and Segmentation for Wafer Defect Patterns Using Deep Convolutional Encoder–Decoder Neural Network Architectures in Semiconductor Manufacturing , 2019, IEEE Transactions on Semiconductor Manufacturing.

[21]  Chen-Fu Chien,et al.  An intelligent system for wafer bin map defect diagnosis: An empirical study for semiconductor manufacturing , 2013, Eng. Appl. Artif. Intell..

[22]  Yoram Singer,et al.  Adaptive Subgradient Methods for Online Learning and Stochastic Optimization , 2011, J. Mach. Learn. Res..

[23]  Olatomiwa Badmos,et al.  Image-based defect detection in lithium-ion battery electrode using convolutional neural networks , 2020, J. Intell. Manuf..

[24]  Wei-Ju Chen,et al.  Similarity matching of wafer bin maps for manufacturing intelligence to empower Industry 3.5 for semiconductor manufacturing , 2020, Comput. Ind. Eng..

[25]  Tao Yuan,et al.  Spatial defect pattern recognition on semiconductor wafers using model-based clustering and Bayesian inference , 2008, Eur. J. Oper. Res..

[26]  Suk Joo Bae,et al.  Detection of Spatial Defect Patterns Generated in Semiconductor Fabrication Processes , 2011, IEEE Transactions on Semiconductor Manufacturing.

[27]  Kun Liu,et al.  Solar cell surface defect inspection based on multispectral convolutional neural network , 2018, Journal of Intelligent Manufacturing.

[28]  Asif Ekbal,et al.  Combining multiple classifiers using vote based classifier ensemble technique for named entity recognition , 2013, Data Knowl. Eng..

[29]  Alvaro Rodriguez-Tajes,et al.  A convolutional approach to quality monitoring for laser manufacturing , 2019, J. Intell. Manuf..

[30]  Takeshi Nakazawa,et al.  Wafer Map Defect Pattern Classification and Image Retrieval Using Convolutional Neural Network , 2018, IEEE Transactions on Semiconductor Manufacturing.

[31]  Cheng Hao Jin,et al.  Decision Tree Ensemble-Based Wafer Map Failure Pattern Recognition Based on Radon Transform-Based Features , 2018, IEEE Transactions on Semiconductor Manufacturing.

[32]  Francisco Herrera,et al.  A Review on Ensembles for the Class Imbalance Problem: Bagging-, Boosting-, and Hybrid-Based Approaches , 2012, IEEE Transactions on Systems, Man, and Cybernetics, Part C (Applications and Reviews).

[33]  Chia-Yu Hsu,et al.  Integrated data envelopment analysis and neural network model for forecasting performance of wafer fabrication operations , 2013, Journal of Intelligent Manufacturing.

[34]  Lixiao Wu,et al.  Effects of Polishing Parameters on Evolution of Different Wafer Patterns During Cu CMP , 2015, IEEE Transactions on Semiconductor Manufacturing.