Invited paper: Parallel programming and run-time resource management framework for many-core platforms: The 2PARMA approach

Real-time applications, hard or soft, are raising the challenge of unpredictability. This is an extremely difficult problem in the context of modern, dynamic, multiprocessor platforms which, while providing potentially high performance, make the task of timing prediction extremely difficult. Also, with the growing software content in embedded systems and the diffusion of highly programmable and re-configurable platforms, software is given an unprecedented degree of control on resource utilization. The 2PARMA project aims at overcoming the lack of parallel programming models and run-time resource management techniques to exploit the features of many-core processor architectures. The main goals of the 2PARMA project are: the definition of a parallel programming model combining component-based and single-instruction multiple-thread approaches, instruction set virtualisation based on portable byte-code, run-time resource management policies and mechanisms as well as design space exploration methodologies for Many-core computing architectures.

[1]  Gerd Ascheid,et al.  Efficient and portable SDR waveform development: The Nucleus concept , 2009, MILCOM 2009 - 2009 IEEE Military Communications Conference.

[2]  Liesbet Van der Perre,et al.  Parallelization exploration of wireless applications using MPA , 2009, PARCO.

[3]  Petri Mahonen,et al.  TRUMP: Supporting efficient realization of protocols for cognitive radio networks , 2011, 2011 IEEE International Symposium on Dynamic Spectrum Access Networks (DySPAN).

[4]  Heiko Schwarz,et al.  Overview of the Scalable Video Coding Extension of the H.264/AVC Standard , 2007, IEEE Transactions on Circuits and Systems for Video Technology.

[5]  V. Derudder,et al.  A 10.37 mm2 675 mW reconfigurable LDPC and Turbo encoder and decoder for 802.11n, 802.16e and 3GPP-LTE , 2010, 2010 Symposium on VLSI Circuits.

[6]  Henk Corporaal,et al.  System-scenario-based design of dynamic embedded systems , 2009, TODE.

[7]  Rudy Lauwereins,et al.  ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix , 2003, FPL.

[8]  Giovanni Agosta,et al.  Improved Programming of GPU Architectures through Automated Data Allocation and Loop Restructuring , 2011, ARCS Workshops.

[9]  Francky Catthoor,et al.  Scenario Based Mapping of Dynamic Applications on MPSoC: A 3D Graphics Case Study , 2009, SAMOS.

[10]  Dimitrios Soudris,et al.  Runtime Tuning of Dynamic Memory Management For Mitigating Footprint-Fragmentation Variations , 2011, ARCS Workshops.

[11]  V. Derudder,et al.  A 200Mbps+ 2.14nJ/b digital baseband multi processor system-on-chip for SDRs , 2009, 2009 Symposium on VLSI Circuits.

[12]  Min Li,et al.  Future Software-Defined Radio Platforms and Mapping Flows , 2010, IEEE Signal Processing Magazine.

[13]  Andreas Achtzehn,et al.  A flexible MAC development framework for cognitive radio systems , 2011, 2011 IEEE Wireless Communications and Networking Conference.

[14]  William Fornaciari,et al.  Constrained Power Management: Application to a multimedia mobile platform , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[15]  Chantal Ykman-Couvreur,et al.  Systematic Methodology for Real-Time Cost-Effective Mapping of Dynamic Concurrent Task-Based Systems on Heterogenous Platforms , 2007 .

[16]  Gauthier Lafruit,et al.  Cross-Based Local Stereo Matching Using Orthogonal Integral Images , 2009, IEEE Transactions on Circuits and Systems for Video Technology.

[17]  Saurabh Dighe,et al.  The 48-core SCC Processor: the Programmer's View , 2010, 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis.

[18]  Benno Stabernack,et al.  Profiling-Based Hardware/Software Co-Exploration for the Design of Video Coding Architectures , 2009, IEEE Transactions on Circuits and Systems for Video Technology.

[19]  Giovanni Agosta,et al.  An Optimized Reduction Design to Minimize Atomic Operations in Shared Memory Multiprocessors , 2011, 2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum.

[20]  Francky Catthoor,et al.  Software metadata: Systematic characterization of the memory behaviour of dynamic applications , 2010, J. Syst. Softw..

[21]  Alberto L. Sangiovanni-Vincentelli,et al.  Quo Vadis, SLD? Reasoning About the Trends and Challenges of System Level Design , 2007, Proceedings of the IEEE.