An implementation of out-of-order execution system for acceleration of computational fluid dynamics on FPGAs
暂无分享,去创建一个
[1] Neil W. Bergmann,et al. Automatic Self-Reconfiguration of System-on-Chip Peripherals , 2007 .
[2] Ryutaro Himeno,et al. A 55 TFLOPS simulation of amyloid-forming peptides from yeast prion Sup35 with the special-purpose computer system MDGRAPE-3 , 2006, SC.
[3] Chen Chang,et al. BEE3: Revitalizing Computer Architecture Research , 2009 .
[4] Satoru Yamamoto,et al. Systolic Architecture for Computational Fluid Dynamics on FPGAs , 2007, 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2007).
[5] Satoru Yamamoto,et al. Systolic Architecture for Computational Fluid Dynamics on FPGAs , 2007 .
[6] Wayne Luk,et al. Cube: A 512-FPGA cluster , 2009, 2009 5th Southern Conference on Programmable Logic (SPL).
[7] David A. Patterson,et al. Computer Architecture - A Quantitative Approach, 5th Edition , 1996 .
[8] Hideharu Amano,et al. Exploiting memory hierarchy for a Computational Fluid Dynamics accelerator on FPGAs , 2008, 2008 International Conference on Field-Programmable Technology.